TW200620413A - Method for manufacturing semiconductor device - Google Patents

Method for manufacturing semiconductor device

Info

Publication number
TW200620413A
TW200620413A TW094127171A TW94127171A TW200620413A TW 200620413 A TW200620413 A TW 200620413A TW 094127171 A TW094127171 A TW 094127171A TW 94127171 A TW94127171 A TW 94127171A TW 200620413 A TW200620413 A TW 200620413A
Authority
TW
Taiwan
Prior art keywords
film
process gas
gas including
silicon oxide
organic material
Prior art date
Application number
TW094127171A
Other languages
English (en)
Other versions
TWI272663B (en
Inventor
Hiroyuki Fukumizu
Shingo Honda
Original Assignee
Toshiba Kk
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Kk filed Critical Toshiba Kk
Publication of TW200620413A publication Critical patent/TW200620413A/zh
Application granted granted Critical
Publication of TWI272663B publication Critical patent/TWI272663B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • H01L21/31116Etching inorganic layers by chemical means by dry-etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31127Etching organic layers
    • H01L21/31133Etching organic layers by chemical means
    • H01L21/31138Etching organic layers by chemical means by dry-etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3213Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32135Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
    • H01L21/32136Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3213Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32139Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
TW094127171A 2004-08-18 2005-08-10 Method for manufacturing semiconductor device TWI272663B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2004238581 2004-08-18
JP2005179313A JP2006086500A (ja) 2004-08-18 2005-06-20 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
TW200620413A true TW200620413A (en) 2006-06-16
TWI272663B TWI272663B (en) 2007-02-01

Family

ID=35910171

Family Applications (1)

Application Number Title Priority Date Filing Date
TW094127171A TWI272663B (en) 2004-08-18 2005-08-10 Method for manufacturing semiconductor device

Country Status (5)

Country Link
US (1) US20060040502A1 (zh)
JP (1) JP2006086500A (zh)
KR (1) KR100806442B1 (zh)
CN (1) CN100423227C (zh)
TW (1) TWI272663B (zh)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004071611A (ja) * 2002-08-01 2004-03-04 Matsushita Electric Ind Co Ltd 電子部品装着装置および電子部品装着方法
JP2006086500A (ja) 2004-08-18 2006-03-30 Toshiba Corp 半導体装置の製造方法
JP2006200442A (ja) * 2005-01-20 2006-08-03 Yamaha Marine Co Ltd 小型船舶の運転制御装置
US7842190B2 (en) * 2006-03-28 2010-11-30 Tokyo Electron Limited Plasma etching method
US7977244B2 (en) 2006-12-18 2011-07-12 United Microelectronics Corp. Semiconductor manufacturing process
CN101211753B (zh) * 2006-12-29 2011-03-16 联华电子股份有限公司 半导体工艺
JP5047644B2 (ja) * 2007-01-31 2012-10-10 東京エレクトロン株式会社 プラズマエッチング方法、プラズマエッチング装置、制御プログラム及びコンピュータ記憶媒体
US8298958B2 (en) * 2008-07-17 2012-10-30 Lam Research Corporation Organic line width roughness with H2 plasma treatment
JP2015115402A (ja) 2013-12-10 2015-06-22 キヤノン株式会社 導電体パターンの形成方法および半導体装置の製造方法
JP6821291B2 (ja) 2015-05-29 2021-01-27 キヤノン株式会社 光電変換装置、撮像システムおよび光電変換装置の製造方法
US20200343043A1 (en) * 2019-04-29 2020-10-29 Spin Memory, Inc. Method for manufacturing a self-aligned magnetic memory element with ru hard mask

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0157536B1 (ko) * 1994-11-18 1998-12-01 모리시다 요이치 드라이 에칭 방법
JP2763023B2 (ja) 1995-12-18 1998-06-11 日本電気株式会社 半導体装置の製造方法
JP2991171B2 (ja) 1997-10-17 1999-12-20 日本電気株式会社 ドライエッチング方法
US6143476A (en) * 1997-12-12 2000-11-07 Applied Materials Inc Method for high temperature etching of patterned layers using an organic mask stack
US6190955B1 (en) * 1998-01-27 2001-02-20 International Business Machines Corporation Fabrication of trench capacitors using disposable hard mask
JP2001196377A (ja) * 2000-01-14 2001-07-19 Seiko Epson Corp 半導体装置の製造方法
KR100450565B1 (ko) * 2001-12-20 2004-09-30 동부전자 주식회사 반도체 소자의 금속 배선 후처리 방법
US20040180551A1 (en) * 2003-03-13 2004-09-16 Biles Peter John Carbon hard mask for aluminum interconnect fabrication
US20040192058A1 (en) * 2003-03-28 2004-09-30 Taiwan Semiconductor Manufacturing Co., Ltd. Pre-etching plasma treatment to form dual damascene with improved profile
JP2006086500A (ja) 2004-08-18 2006-03-30 Toshiba Corp 半導体装置の製造方法

Also Published As

Publication number Publication date
KR20060050512A (ko) 2006-05-19
US20060040502A1 (en) 2006-02-23
CN1738021A (zh) 2006-02-22
KR100806442B1 (ko) 2008-02-21
CN100423227C (zh) 2008-10-01
TWI272663B (en) 2007-02-01
JP2006086500A (ja) 2006-03-30

Similar Documents

Publication Publication Date Title
TW200620413A (en) Method for manufacturing semiconductor device
TW200611328A (en) Method of manufacturing semiconductor apparatus
TW200501216A (en) Organic semiconductor device and method of manufacture of same
TW200717710A (en) Method of manufacturing semiconductor device
TW200601452A (en) Methods for the optimization of substrate etching in a plasma processing system
TW200710992A (en) Method for forming an anti-etching shielding layer of resist patterns in semiconductor fabrication
MY140100A (en) Manufacturing method for semiconductor devices, and formation apparatus for semiconductor wafer dicing masks
TW200746293A (en) Plasma etching method
JP2010534935A5 (zh)
EP1958243A4 (en) METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE
TW200504933A (en) Method for manufacturing semiconductor device
TW200504234A (en) Method for producing mask for evaporation and the mask for evaporation
TW200629416A (en) Semiconductor device and fabrication method thereof
WO2008150930A3 (en) Masking high-aspect ratio structures
TW200614331A (en) Method of manufacturing semiconductor device and semiconductor device manufactured by using the same
SG150421A1 (en) Method of forming thin film metal conductive lines
TW200619873A (en) Method for stripping photoresist from etched wafer
JP2006186332A5 (zh)
ATE515059T1 (de) Verfahren zur vergrösserung des gütefaktors einer induktivität in einer halbleiteranordnung
TW200612479A (en) Method for fabricating semiconductor device using tungsten as sacrificial hard mask
TW200743238A (en) Method for forming fine pattern of semiconductor device
TW200802621A (en) Method of fabricating recess gate in semiconductor device
TW200724709A (en) A method for forming a mask pattern for ion-implantation
TW200627520A (en) Pattern forming method, lower layer film forming composition and manufacturing method of semiconductor device
TW200633053A (en) Manufacturing method for capacitance element and etching method

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees