TW200503426A - A transmission system, a receiving unit, and detection unit - Google Patents

A transmission system, a receiving unit, and detection unit

Info

Publication number
TW200503426A
TW200503426A TW093116505A TW93116505A TW200503426A TW 200503426 A TW200503426 A TW 200503426A TW 093116505 A TW093116505 A TW 093116505A TW 93116505 A TW93116505 A TW 93116505A TW 200503426 A TW200503426 A TW 200503426A
Authority
TW
Taiwan
Prior art keywords
clock
unit
phase
transmission signals
data
Prior art date
Application number
TW093116505A
Other languages
English (en)
Other versions
TWI333333B (zh
Inventor
Daisuke Watanabe
Toshiyuki Okayasu
Original Assignee
Advantest Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advantest Corp filed Critical Advantest Corp
Publication of TW200503426A publication Critical patent/TW200503426A/zh
Application granted granted Critical
Publication of TWI333333B publication Critical patent/TWI333333B/zh

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0008—Synchronisation information channels, e.g. clock distribution lines
    • H04L7/0012—Synchronisation information channels, e.g. clock distribution lines by comparing receiver clock with transmitter clock
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
    • G01R31/31922—Timing generation or clock distribution
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/0033—Correction by delay
    • H04L7/0037—Delay of clock signal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
TW093116505A 2003-06-09 2004-06-09 A transmission system, a receiving unit, and detection unit TW200503426A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003163694A JP3990319B2 (ja) 2003-06-09 2003-06-09 伝送システム、受信装置、試験装置、及びテストヘッド

Publications (2)

Publication Number Publication Date
TW200503426A true TW200503426A (en) 2005-01-16
TWI333333B TWI333333B (zh) 2010-11-11

Family

ID=33508762

Family Applications (1)

Application Number Title Priority Date Filing Date
TW093116505A TW200503426A (en) 2003-06-09 2004-06-09 A transmission system, a receiving unit, and detection unit

Country Status (7)

Country Link
US (1) US7555038B2 (zh)
EP (1) EP1638244A4 (zh)
JP (1) JP3990319B2 (zh)
KR (1) KR101024425B1 (zh)
CN (1) CN1802811B (zh)
TW (1) TW200503426A (zh)
WO (1) WO2004109970A1 (zh)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4536610B2 (ja) * 2005-07-07 2010-09-01 株式会社アドバンテスト 半導体試験装置
US7450039B2 (en) 2006-07-05 2008-11-11 Silicon Library Inc. Transmission device and electronic apparatus with self-diagnostic function, and self-diagnostic method for use therein
KR101081545B1 (ko) 2007-03-29 2011-11-08 가부시키가이샤 어드밴티스트 복조 장치, 시험장치 및 전자 디바이스
KR101313104B1 (ko) * 2009-07-24 2013-09-30 한국전자통신연구원 이종 주기 클록 도메인간의 동기화 시스템, 동기화 장치, 동기화 실패 검출 회로 및 데이터 수신방법
CN101834600B (zh) * 2010-04-21 2012-04-04 四川和芯微电子股份有限公司 多相时钟相位均匀性自修正系统及方法
US20110289593A1 (en) * 2010-05-24 2011-11-24 Alexander Roger Deas Means to enhance the security of data in a communications channel
JP5724394B2 (ja) * 2011-01-11 2015-05-27 富士通株式会社 受信回路、伝送システムおよび受信方法
JP5861507B2 (ja) * 2012-03-12 2016-02-16 富士通株式会社 データ通信回路、及び、電子装置
US9437328B2 (en) * 2012-11-30 2016-09-06 Silicon Motion Inc. Apparatus and method for applying at-speed functional test with lower-speed tester
CN104714902B (zh) * 2013-12-12 2018-08-14 华为技术有限公司 一种信号处理方法及装置
US9826495B2 (en) * 2014-12-30 2017-11-21 Hughes Network Systems, Llc Apparatus and method for testing synchronized transmission between systems operating at different clock rates
US9577818B2 (en) * 2015-02-04 2017-02-21 Teradyne, Inc. High speed data transfer using calibrated, single-clock source synchronous serializer-deserializer protocol
US9596037B2 (en) * 2015-05-12 2017-03-14 Intel Corporation Apparatus and method for measuring power supply noise
KR20190110733A (ko) * 2018-03-21 2019-10-01 에스케이하이닉스 주식회사 클럭 신호에 동기하여 신호를 전송 및 수신하는 반도체 장치
CN110601698B (zh) * 2018-06-13 2022-09-20 瑞昱半导体股份有限公司 串行器/解串器实体层电路
CN117713983B (zh) * 2024-02-05 2024-05-07 浙江华创视讯科技有限公司 时钟同步监测方法、装置、级联系统和计算机设备

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4821297A (en) * 1987-11-19 1989-04-11 American Telephone And Telegraph Company, At&T Bell Laboratories Digital phase locked loop clock recovery scheme
EP0500263A3 (en) * 1991-02-20 1993-06-09 Research Machines Plc Method for synchronising a receiver's data clock
US5548249A (en) * 1994-05-24 1996-08-20 Matsushita Electric Industrial Co., Ltd. Clock generator and method for generating a clock
US5920600A (en) 1995-09-18 1999-07-06 Oki Electric Industry Co., Ltd. Bit phase synchronizing circuitry for controlling phase and frequency, and PLL circuit therefor
JP3031859B2 (ja) * 1995-09-18 2000-04-10 沖電気工業株式会社 ビット位相同期回路
JP3097741B2 (ja) * 1997-09-12 2000-10-10 日本電気株式会社 クロック信号発生回路、及び、通信システム
US5948083A (en) * 1997-09-30 1999-09-07 S3 Incorporated System and method for self-adjusting data strobe
US6067651A (en) * 1998-02-20 2000-05-23 Hewlett-Packard Company Test pattern generator having improved test sequence compaction
JP2000013218A (ja) 1998-06-22 2000-01-14 Advantest Corp クロック抽出回路
JP4018254B2 (ja) * 1998-08-20 2007-12-05 株式会社アドバンテスト 電子部品の試験方法
US6483871B1 (en) * 1998-12-28 2002-11-19 Nortel Networks Limited Phase detector with adjustable set point
US6262611B1 (en) * 1999-06-24 2001-07-17 Nec Corporation High-speed data receiving circuit and method
JP2002198940A (ja) 2000-12-27 2002-07-12 Advantest Corp 集積回路実装基板における信号伝送方法、集積回路実装基板及び半導体試験装置
US7099424B1 (en) * 2001-08-28 2006-08-29 Rambus Inc. Clock data recovery with selectable phase control
JP3523238B2 (ja) * 2002-03-13 2004-04-26 沖電気工業株式会社 音声データ同期補正回路

Also Published As

Publication number Publication date
EP1638244A1 (en) 2006-03-22
JP2005005769A (ja) 2005-01-06
JP3990319B2 (ja) 2007-10-10
US20060109895A1 (en) 2006-05-25
CN1802811B (zh) 2010-09-29
WO2004109970A1 (ja) 2004-12-16
EP1638244A4 (en) 2009-09-23
KR20060059893A (ko) 2006-06-02
KR101024425B1 (ko) 2011-03-23
TWI333333B (zh) 2010-11-11
CN1802811A (zh) 2006-07-12
US7555038B2 (en) 2009-06-30

Similar Documents

Publication Publication Date Title
TW200503426A (en) A transmission system, a receiving unit, and detection unit
WO2002071666A8 (en) Synchronizing clocks across a communication link
TW200721767A (en) Transmitting/receiving device and communication system using the same
WO1996031033A3 (en) System for providing a predetermined timing relation between inputting and outputting of data; transmitter and receiver for such a system
EP1139202A3 (en) Apparatus, method and system for synchronizing slave system operations to master system clocking signals in a master-slave asynchronous communication system
MX2009010308A (es) Sistema de difusion digital y metodo de procesar datos.
KR970705262A (ko) 디지탈 시스템에서 송수신기의 동기화를 위한 방법 및 그 장치(method and device for synchronization of transmitter and receiver in a digital system)
GB0227503D0 (en) Devices,systems and methods for obtaining timing information and ranging
TW200609899A (en) Image signal processing apparatus and phase synchronization method
WO2011071277A3 (ko) 영상신호와 센서신호의 동기화 시스템 및 방법
ZA200808899B (en) Method for synchronization of assemblies in a base station
TW200507479A (en) Detection and reduction of periodic jamming signals in gps receivers and methods therefor
WO2006110319A3 (en) Method and apparatus for enhancing signal-to-noise ratio of position location measurements
TW200610343A (en) System and method of phase-locking a transmit clock signal phase with a receive clock signal phase
TW200711313A (en) Clock jitter estimation apparatus, systems, and methods
WO2006075312A3 (en) Method to synchronize receiver's clock to transmitter's clock at sub-100nsec
TW200614721A (en) Signal reception apparatus, systems, and methods
TW200635311A (en) Method, system and program for synchronization between transmitter and receiver in a communication system
TW200633543A (en) Timing synchronization module and method for synchronously playing media signal
WO2000060806A3 (en) Dropout resistant phase-locked loop
US20160061972A1 (en) Data acquisition apparatus using one single local clock
EP1172954A3 (de) Verfahren, Module und Programm-Module zur Synchronisierung
TW200507460A (en) Delay-locked loop (DLL) capable of directly receiving external clock signals
WO2002028003A3 (de) Verfahren zur synchronisierung einer mehrzahl von bussystemen und hiermit korrespondierendes hierarchisches mehrbussystem
JP2008514148A5 (zh)