TW200428538A - Method of fabricating vertical integrated circuits - Google Patents

Method of fabricating vertical integrated circuits Download PDF

Info

Publication number
TW200428538A
TW200428538A TW092132601A TW92132601A TW200428538A TW 200428538 A TW200428538 A TW 200428538A TW 092132601 A TW092132601 A TW 092132601A TW 92132601 A TW92132601 A TW 92132601A TW 200428538 A TW200428538 A TW 200428538A
Authority
TW
Taiwan
Prior art keywords
layer
semiconductor layer
layers
bonded
substrate
Prior art date
Application number
TW092132601A
Other languages
English (en)
Chinese (zh)
Inventor
Sadeg M Faris
Original Assignee
Reveo Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Reveo Inc filed Critical Reveo Inc
Publication of TW200428538A publication Critical patent/TW200428538A/zh

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P74/00—Testing or measuring during manufacture or treatment of wafers, substrates or devices
    • H10P74/23—Testing or measuring during manufacture or treatment of wafers, substrates or devices characterised by multiple measurements, corrections, marking or sorting processes
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C99/00—Subject matter not provided for in other groups of this subclass
    • B81C99/0035—Testing
    • B81C99/0045—End test of the packaged device
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P74/00—Testing or measuring during manufacture or treatment of wafers, substrates or devices
    • H10P74/20—Testing or measuring during manufacture or treatment of wafers, substrates or devices characterised by the properties tested or measured, e.g. structural or electrical properties
    • H10P74/207—Electrical properties, e.g. testing or measuring of resistance, deep levels or capacitance-voltage characteristics
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07251—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Micromachines (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Element Separation (AREA)
TW092132601A 2002-11-20 2003-11-20 Method of fabricating vertical integrated circuits TW200428538A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US42812502P 2002-11-20 2002-11-20

Publications (1)

Publication Number Publication Date
TW200428538A true TW200428538A (en) 2004-12-16

Family

ID=33551213

Family Applications (3)

Application Number Title Priority Date Filing Date
TW092132601A TW200428538A (en) 2002-11-20 2003-11-20 Method of fabricating vertical integrated circuits
TW092132599A TW200423261A (en) 2002-11-20 2003-11-20 Method of fabricating multi-layer devices on buried oxide layer substrates
TW092132597A TW200421497A (en) 2002-11-20 2003-11-20 Method and system for increasing yield of vertically integrated devices

Family Applications After (2)

Application Number Title Priority Date Filing Date
TW092132599A TW200423261A (en) 2002-11-20 2003-11-20 Method of fabricating multi-layer devices on buried oxide layer substrates
TW092132597A TW200421497A (en) 2002-11-20 2003-11-20 Method and system for increasing yield of vertically integrated devices

Country Status (8)

Country Link
US (1) US7056751B2 (https=)
EP (1) EP1573788A3 (https=)
JP (1) JP2006520089A (https=)
KR (1) KR20050083935A (https=)
CN (1) CN1742358A (https=)
AU (1) AU2003304218A1 (https=)
TW (3) TW200428538A (https=)
WO (1) WO2004112089A2 (https=)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI728778B (zh) * 2020-02-20 2021-05-21 大陸商長江存儲科技有限責任公司 具有xtacking架構的動態隨機存取儲存器（dram）記憶體元件
TWI880532B (zh) * 2023-04-26 2025-04-11 大陸商上海易卜半導體有限公司 晶片堆疊及製備方法
TWI921559B (zh) 2021-07-15 2026-04-11 日商迪思科股份有限公司 積層器件晶圓之形成方法

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2839505B1 (fr) * 2002-05-07 2005-07-15 Univ Claude Bernard Lyon Procede pour modifier les proprietes d'une couche mince et substrat faisant application du procede
US7659631B2 (en) * 2006-10-12 2010-02-09 Hewlett-Packard Development Company, L.P. Interconnection between different circuit types
US20090026524A1 (en) * 2007-07-27 2009-01-29 Franz Kreupl Stacked Circuits
AU2010302952A1 (en) * 2009-09-30 2012-05-10 Mycrolab Diagnostics Pty Ltd Selective bond reduction in microfluidic devices
KR101348655B1 (ko) * 2010-03-24 2014-01-08 한국전자통신연구원 미세유체 제어 장치 및 그 제조 방법
US8829329B2 (en) * 2010-08-18 2014-09-09 International Business Machines Corporation Solar cell and battery 3D integration
DE102010041763A1 (de) 2010-09-30 2012-04-05 Siemens Aktiengesellschaft Mikromechanisches Substrat
US10543662B2 (en) 2012-02-08 2020-01-28 Corning Incorporated Device modified substrate article and methods for making
TWI617437B (zh) 2012-12-13 2018-03-11 康寧公司 促進控制薄片與載體間接合之處理
US10086584B2 (en) 2012-12-13 2018-10-02 Corning Incorporated Glass articles and methods for controlled bonding of glass sheets with carriers
US10014177B2 (en) 2012-12-13 2018-07-03 Corning Incorporated Methods for processing electronic devices
US9340443B2 (en) 2012-12-13 2016-05-17 Corning Incorporated Bulk annealing of glass sheets
US10510576B2 (en) 2013-10-14 2019-12-17 Corning Incorporated Carrier-bonding methods and articles for semiconductor and interposer processing
WO2015112958A1 (en) 2014-01-27 2015-07-30 Corning Incorporated Articles and methods for controlled bonding of thin sheets with carriers
CN106457758B (zh) 2014-04-09 2018-11-16 康宁股份有限公司 装置改性的基材制品及其制备方法
CN107635769B (zh) 2015-05-19 2020-09-15 康宁股份有限公司 使片材与载体粘结的制品和方法
JP7106276B2 (ja) 2015-06-26 2022-07-26 コーニング インコーポレイテッド シート及び担体を有する物品及び方法
US20170186730A1 (en) 2015-12-26 2017-06-29 Invensas Corporation System and method for providing 3d wafer assembly with known-good-dies
EP4113104A3 (en) * 2016-06-01 2023-02-22 Quantum-si Incorporated Integrated device for detecting and analyzing molecules
TW202216444A (zh) 2016-08-30 2022-05-01 美商康寧公司 用於片材接合的矽氧烷電漿聚合物
TWI810161B (zh) 2016-08-31 2023-08-01 美商康寧公司 具以可控制式黏結的薄片之製品及製作其之方法
JP7260523B2 (ja) 2017-08-18 2023-04-18 コーニング インコーポレイテッド ポリカチオン性高分子を使用した一時的結合
US11331692B2 (en) 2017-12-15 2022-05-17 Corning Incorporated Methods for treating a substrate and method for making articles comprising bonded sheets
US11315789B2 (en) * 2019-04-24 2022-04-26 Tokyo Electron Limited Method and structure for low density silicon oxide for fusion bonding and debonding
US11829077B2 (en) * 2020-12-11 2023-11-28 Kla Corporation System and method for determining post bonding overlay
JP7097480B1 (ja) 2021-06-24 2022-07-07 浜松ホトニクス株式会社 Ｘ線管、ｘ線発生装置、及び窓部材の製造方法
US11782411B2 (en) 2021-07-28 2023-10-10 Kla Corporation System and method for mitigating overlay distortion patterns caused by a wafer bonding tool
CN114035030B (zh) * 2021-11-05 2023-10-24 爱迪特（秦皇岛）科技股份有限公司 一种测试组件
CN119275214B (zh) * 2024-12-10 2025-02-25 电子科技大学 一种用于腐蚀工艺监控的表征器件

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63155731A (ja) * 1986-12-19 1988-06-28 Agency Of Ind Science & Technol 半導体装置
US5094697A (en) * 1989-06-16 1992-03-10 Canon Kabushiki Kaisha Photovoltaic device and method for producing the same
JP3214631B2 (ja) * 1992-01-31 2001-10-02 キヤノン株式会社 半導体基体及びその作製方法
JP4126747B2 (ja) * 1998-02-27 2008-07-30 セイコーエプソン株式会社 ３次元デバイスの製造方法
US6133582A (en) * 1998-05-14 2000-10-17 Lightspeed Semiconductor Corporation Methods and apparatuses for binning partially completed integrated circuits based upon test results
JP5121103B2 (ja) * 2000-09-14 2013-01-16 株式会社半導体エネルギー研究所 半導体装置、半導体装置の作製方法及び電気器具
US6965895B2 (en) * 2001-07-16 2005-11-15 Applied Materials, Inc. Method and apparatus for analyzing manufacturing data

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI728778B (zh) * 2020-02-20 2021-05-21 大陸商長江存儲科技有限責任公司 具有xtacking架構的動態隨機存取儲存器（dram）記憶體元件
TWI921559B (zh) 2021-07-15 2026-04-11 日商迪思科股份有限公司 積層器件晶圓之形成方法
TWI880532B (zh) * 2023-04-26 2025-04-11 大陸商上海易卜半導體有限公司 晶片堆疊及製備方法

Also Published As

Publication number Publication date
TW200423261A (en) 2004-11-01
US20040241888A1 (en) 2004-12-02
EP1573788A3 (en) 2005-11-02
KR20050083935A (ko) 2005-08-26
TW200421497A (en) 2004-10-16
AU2003304218A1 (en) 2005-01-04
US7056751B2 (en) 2006-06-06
WO2004112089A2 (en) 2004-12-23
JP2006520089A (ja) 2006-08-31
WO2004112089A3 (en) 2005-09-15
AU2003304218A8 (en) 2005-01-04
EP1573788A2 (en) 2005-09-14
CN1742358A (zh) 2006-03-01

Similar Documents

Publication Publication Date Title
TW200428538A (en) Method of fabricating vertical integrated circuits
US6875671B2 (en) Method of fabricating vertical integrated circuits
US7033910B2 (en) Method of fabricating multi layer MEMS and microfluidic devices
US7163826B2 (en) Method of fabricating multi layer devices on buried oxide layer substrates
US6956268B2 (en) MEMS and method of manufacturing MEMS
US20070128827A1 (en) Method and system for increasing yield of vertically integrated devices
US8222065B1 (en) Method and system for forming a capacitive micromachined ultrasonic transducer
CN100433292C (zh) 集成结构及其制造方法
CN109643700A (zh) 接合界面处的接合对准标记
TWI462198B (zh) 使用界面晶圓片作為永久載板製造三維積體電路裝置
HK1232339A1 (zh) 用於三维集成电路(3d ic)集成的晶片转移的微机电系统(mems)接合释放结构及方法
CN102804337B (zh) 通过分子键合来键合的方法
KR20120089696A (ko) 분자 본딩을 개시하는 방법
JP2004527915A (ja) 薄膜及びそのその製造方法
JP2001015683A (ja) 極薄基板の転写方法及び該方法を用いた多層薄膜デバイスの製造方法
TW200826229A (en) Process for the collective fabrication of 3D electronic modules
EP2272084A2 (en) A method of assembling wafers by molecular bonding
WO2010099072A2 (en) Methods of forming integrated circuits and resulting structures
US20040063237A1 (en) Fabricating complex micro-electromechanical systems using a dummy handling substrate
WO2007019487A2 (en) Method and system for fabricating thin devices
TW553891B (en) MEMS and method of manufacturing
Krishna et al. 3D die level packaging for hybrid systems
US20060223220A1 (en) Methods and structures to form precisely aligned stacks of 3-dimensional stacks with high resolution vertical interconnect
Jan Vardaman 3-D Through-Silicon Via Technology