TW200405515A - Semiconductor device and the manufacturing method thereof - Google Patents
Semiconductor device and the manufacturing method thereof Download PDFInfo
- Publication number
- TW200405515A TW200405515A TW092122781A TW92122781A TW200405515A TW 200405515 A TW200405515 A TW 200405515A TW 092122781 A TW092122781 A TW 092122781A TW 92122781 A TW92122781 A TW 92122781A TW 200405515 A TW200405515 A TW 200405515A
- Authority
- TW
- Taiwan
- Prior art keywords
- wiring
- center
- semiconductor device
- layer
- connection portion
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/90—Masterslice integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Physics & Mathematics (AREA)
- Geometry (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002274466A JP4373065B2 (ja) | 2002-09-20 | 2002-09-20 | 半導体装置およびその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW200405515A true TW200405515A (en) | 2004-04-01 |
| TWI314351B TWI314351B (enExample) | 2009-09-01 |
Family
ID=31986958
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW092122781A TW200405515A (en) | 2002-09-20 | 2003-08-19 | Semiconductor device and the manufacturing method thereof |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US7245019B2 (enExample) |
| JP (1) | JP4373065B2 (enExample) |
| KR (1) | KR20040025817A (enExample) |
| CN (1) | CN100336198C (enExample) |
| TW (1) | TW200405515A (enExample) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7071097B2 (en) * | 2004-07-09 | 2006-07-04 | International Business Machines Corporation | Method for improved process latitude by elongated via integration |
| JP4801333B2 (ja) | 2004-07-23 | 2011-10-26 | パナソニック株式会社 | 電源配線構造および該電源配線構造を備えた半導体集積回路 |
| US7332812B2 (en) * | 2005-04-14 | 2008-02-19 | Infineon Technologies Ag | Memory card with connecting portions for connection to an adapter |
| JP4796817B2 (ja) * | 2005-10-31 | 2011-10-19 | エルピーダメモリ株式会社 | 基本セル設計方法、レイアウト設計方法、設計装置およびプログラム |
| US7685480B1 (en) * | 2007-06-18 | 2010-03-23 | Netlogic Microsystems, Inc. | Content addressable memory having redundant row isolated noise circuit and method of use |
| JP2010003712A (ja) * | 2007-08-09 | 2010-01-07 | Renesas Technology Corp | 半導体装置、半導体装置の配置配線方法、及びデータ処理システム |
| US7886240B2 (en) * | 2008-01-29 | 2011-02-08 | International Business Machines Corporation | Modifying layout of IC based on function of interconnect and related circuit and design structure |
| JP2010187005A (ja) * | 2010-03-30 | 2010-08-26 | Fujitsu Semiconductor Ltd | 複数の配線層を有する半導体回路の端子層設定に用いられる端子延長用コンポーネント |
| US8533641B2 (en) * | 2011-10-07 | 2013-09-10 | Baysand Inc. | Gate array architecture with multiple programmable regions |
| US10020261B2 (en) * | 2016-10-14 | 2018-07-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Split rail structures located in adjacent metal layers |
| US10964639B2 (en) | 2017-10-20 | 2021-03-30 | Samsung Electronics Co., Ltd. | Integrated circuits including via array and methods of manufacturing the same |
| DE102020105474A1 (de) | 2020-03-02 | 2021-09-02 | Infineon Technologies Ag | Integrierter Schaltkreis |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01186655A (ja) * | 1988-01-14 | 1989-07-26 | Fujitsu Ltd | 半導体集積回路 |
| JP3221383B2 (ja) | 1997-12-17 | 2001-10-22 | 日本電気株式会社 | 半導体装置の多層配線構造 |
| JP2000077634A (ja) * | 1998-09-02 | 2000-03-14 | Seiko Epson Corp | 半導体装置 |
| JP2001044196A (ja) | 1999-07-30 | 2001-02-16 | Fujitsu Ltd | 半導体装置 |
| JP3822009B2 (ja) * | 1999-11-17 | 2006-09-13 | 株式会社東芝 | 自動設計方法、露光用マスクセット、半導体集積回路装置、半導体集積回路装置の製造方法、および自動設計プログラムを記録した記録媒体 |
-
2002
- 2002-09-20 JP JP2002274466A patent/JP4373065B2/ja not_active Expired - Fee Related
-
2003
- 2003-08-19 TW TW092122781A patent/TW200405515A/zh unknown
- 2003-08-26 US US10/647,373 patent/US7245019B2/en not_active Expired - Fee Related
- 2003-08-27 KR KR1020030059429A patent/KR20040025817A/ko not_active Ceased
- 2003-08-29 CN CNB031555985A patent/CN100336198C/zh not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| US7245019B2 (en) | 2007-07-17 |
| US20040056280A1 (en) | 2004-03-25 |
| JP2004111771A (ja) | 2004-04-08 |
| CN100336198C (zh) | 2007-09-05 |
| TWI314351B (enExample) | 2009-09-01 |
| CN1487580A (zh) | 2004-04-07 |
| JP4373065B2 (ja) | 2009-11-25 |
| KR20040025817A (ko) | 2004-03-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| USRE49821E1 (en) | Semiconductor integrated circuit | |
| US8410526B2 (en) | Semiconductor integrated circuit device with reduced cell size | |
| JP7415176B2 (ja) | 半導体集積回路装置 | |
| CN102714175B (zh) | 半导体装置 | |
| KR102376504B1 (ko) | 반도체 소자 | |
| US10658294B2 (en) | Structure and method for flexible power staple insertion | |
| TW201017451A (en) | Semiconductor integrated circuit device and a method of manufacturing the same | |
| CN112786583A (zh) | 包括集成标准单元结构的集成电路 | |
| TW200405515A (en) | Semiconductor device and the manufacturing method thereof | |
| JP4497791B2 (ja) | 半導体集積回路 | |
| TW451457B (en) | Method to optimize the placement design by adjusting the reference routing | |
| CN108666309B (zh) | 半导体器件 | |
| JPH1174523A (ja) | 半導体装置及びその製造方法 | |
| JPH02285656A (ja) | スタンダードセル方式の半導体集積回路 | |
| US20240282671A1 (en) | Front Side to Backside Interconnection for CFET Devices | |
| JP2000223575A (ja) | 半導体装置の設計方法、半導体装置および半導体装置の製造方法 | |
| JP2001244267A (ja) | 半導体装置 | |
| JPH10173055A (ja) | セルベース半導体装置及びスタンダードセル | |
| JP7532551B2 (ja) | 隣接機構間に導電性パイプを形成する方法及び隣接機構間に導電性パイプを有する集積アセンブリ | |
| JPH0250626B2 (enExample) | ||
| TW202431609A (zh) | 三維堆疊場效應電晶體 | |
| JP2014232855A (ja) | 半導体装置 |