SG92994G - Device for the processing of the viterbi algorithm comprising a processor and a specialized unit - Google Patents
Device for the processing of the viterbi algorithm comprising a processor and a specialized unitInfo
- Publication number
- SG92994G SG92994G SG92994A SG92994A SG92994G SG 92994 G SG92994 G SG 92994G SG 92994 A SG92994 A SG 92994A SG 92994 A SG92994 A SG 92994A SG 92994 G SG92994 G SG 92994G
- Authority
- SG
- Singapore
- Prior art keywords
- metr
- states
- processing
- viterbi algorithm
- string
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
- H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
- H03M13/4107—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors implementing add, compare, select [ACS] operations
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6569—Implementation on processors, e.g. DSPs, or software implementations
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
- H04L1/0054—Maximum-likelihood or sequential decoding, e.g. Viterbi, Fano, ZJ algorithms
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Artificial Intelligence (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Error Detection And Correction (AREA)
- Non-Silver Salt Photosensitive Materials And Non-Silver Salt Photography (AREA)
- Photoreceptors In Electrophotography (AREA)
- Magnetic Resonance Imaging Apparatus (AREA)
- Communication Control (AREA)
- Compression Of Band Width Or Redundancy In Fax (AREA)
- Detection And Correction Of Errors (AREA)
- Electrotherapy Devices (AREA)
- Ultra Sonic Daignosis Equipment (AREA)
Priority Applications (15)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR9014230A FR2669445B1 (fr) | 1990-11-15 | 1990-11-15 | Dispositif prevu pour le traitement de l'algorithme de viterbi comprenant un processeur et un operateur specialise. |
AU87071/91A AU634676B2 (en) | 1990-11-15 | 1991-11-06 | Viterbi's algorithm processing device |
NZ240522A NZ240522A (en) | 1990-11-15 | 1991-11-08 | Viterbi algorithm processor includes operator dedicated to parameter determination |
NZ248064A NZ248064A (en) | 1990-11-15 | 1991-11-08 | Viterbi algorithm processor includes operator dedicated to parameter determination |
ES91119174T ES2043418T3 (es) | 1990-11-15 | 1991-11-11 | Dispositivo previsto para el proceso del algoritmo de viterbi que comprende un procesador y un operador especializado. |
AT91119174T ATE91206T1 (de) | 1990-11-15 | 1991-11-11 | Vorrichtung fuer die verarbeitung des viterbialgorithmus mit einem prozessor und einer spezialisierten einheit. |
DE91119174T DE69100150T2 (de) | 1990-11-15 | 1991-11-11 | Vorrichtung für die Verarbeitung des Viterbi-Algorithmus mit einem Prozessor und einer spezialisierten Einheit. |
EP91119174A EP0485921B1 (fr) | 1990-11-15 | 1991-11-11 | Dispositif prévu pour le traitement de l'algorithme de Viterbi comprenant un processeur et un opérateur spécialisé |
DK91119174.0T DK0485921T3 (da) | 1990-11-15 | 1991-11-11 | Arrangement til behandling af Viterbi algoritmen omfattende en processor og et specialiseret operationsorgan |
FI915365A FI105429B (fi) | 1990-11-15 | 1991-11-13 | Laite Viterbin algoritmin käsittelemiseksi, jossa on prosessori ja erityisoperaattori |
US07/791,410 US5331664A (en) | 1990-11-15 | 1991-11-14 | Device for processing the Viterbi algorithm comprising a processor and a dedicated operator |
CA002055575A CA2055575C (fr) | 1990-11-15 | 1991-11-14 | Dispositif prevu pour le traitement de l'algorithme de viterbi comprenant un processeur et un operateur specialise |
JP3300819A JP2524924B2 (ja) | 1990-11-15 | 1991-11-15 | ビタビアルゴリズム処理装置 |
SG92994A SG92994G (en) | 1990-11-15 | 1994-07-12 | Device for the processing of the viterbi algorithm comprising a processor and a specialized unit |
HK85794A HK85794A (en) | 1990-11-15 | 1994-08-18 | Device for the processing of the viterbi algorithm comprising a processor and a specialized unit |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR9014230A FR2669445B1 (fr) | 1990-11-15 | 1990-11-15 | Dispositif prevu pour le traitement de l'algorithme de viterbi comprenant un processeur et un operateur specialise. |
SG92994A SG92994G (en) | 1990-11-15 | 1994-07-12 | Device for the processing of the viterbi algorithm comprising a processor and a specialized unit |
Publications (1)
Publication Number | Publication Date |
---|---|
SG92994G true SG92994G (en) | 1994-10-28 |
Family
ID=26228335
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG92994A SG92994G (en) | 1990-11-15 | 1994-07-12 | Device for the processing of the viterbi algorithm comprising a processor and a specialized unit |
Country Status (14)
Country | Link |
---|---|
US (1) | US5331664A (ja) |
EP (1) | EP0485921B1 (ja) |
JP (1) | JP2524924B2 (ja) |
AT (1) | ATE91206T1 (ja) |
AU (1) | AU634676B2 (ja) |
CA (1) | CA2055575C (ja) |
DE (1) | DE69100150T2 (ja) |
DK (1) | DK0485921T3 (ja) |
ES (1) | ES2043418T3 (ja) |
FI (1) | FI105429B (ja) |
FR (1) | FR2669445B1 (ja) |
HK (1) | HK85794A (ja) |
NZ (2) | NZ248064A (ja) |
SG (1) | SG92994G (ja) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4224214C2 (de) * | 1992-07-22 | 1995-02-09 | Deutsche Forsch Luft Raumfahrt | Verfahren zur quellengesteuerten Kanaldecodierung durch Erweiterung des Viterbi-Algorithmus |
US5454014A (en) * | 1993-11-16 | 1995-09-26 | At&T Corp. | Digital signal processor |
US5465275A (en) * | 1993-11-16 | 1995-11-07 | At&T Ipm Corp. | Efficient utilization of present state/next state registers |
US5432804A (en) * | 1993-11-16 | 1995-07-11 | At&T Corp. | Digital processor and viterbi decoder having shared memory |
TW243568B (en) * | 1993-11-16 | 1995-03-21 | At & T Corp | Digital signal processor with an embedded viterbi co-processor |
US5513220A (en) * | 1993-11-16 | 1996-04-30 | At&T Corp. | Digital receiver with minimum cost index register |
US5539757A (en) * | 1993-12-22 | 1996-07-23 | At&T Corp. | Error correction systems with modified Viterbi decoding |
FR2718865B1 (fr) * | 1994-04-15 | 1996-07-19 | Texas Instruments France | Procédé et dispositif à processeur de signaux numériques pour la mise en Óoeuvre d'un algorithme de Viterbi. |
JP3711290B2 (ja) * | 1994-07-04 | 2005-11-02 | 沖電気工業株式会社 | ディジタル演算回路 |
DE19511015A1 (de) * | 1995-03-25 | 1996-09-26 | Sel Alcatel Ag | Schaltungsvorrichtung und damit ausgestattete Viterbi-Dekodiereinrichtung für einen Nachrichtenempfänger |
US5742621A (en) * | 1995-11-02 | 1998-04-21 | Motorola Inc. | Method for implementing an add-compare-select butterfly operation in a data processing system and instruction therefor |
US5964825A (en) * | 1996-02-09 | 1999-10-12 | Texas Instruments Incorporated | Manipulation of boolean values and conditional operation in a microprocessor |
US6374346B1 (en) | 1997-01-24 | 2002-04-16 | Texas Instruments Incorporated | Processor with conditional execution of every instruction |
EP1271789B1 (en) * | 2001-06-21 | 2006-04-12 | Alcatel | Log-MAP decoding |
US7116732B2 (en) * | 2001-06-21 | 2006-10-03 | Alcatel | Method and apparatus for decoding a bit sequence |
US6848074B2 (en) * | 2001-06-21 | 2005-01-25 | Arc International | Method and apparatus for implementing a single cycle operation in a data processing system |
US6718504B1 (en) | 2002-06-05 | 2004-04-06 | Arc International | Method and apparatus for implementing a data processor adapted for turbo decoding |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB8327084D0 (en) * | 1983-10-11 | 1983-11-09 | Gordon J | Error correction decoder apparatus |
JPS60180222A (ja) * | 1984-02-27 | 1985-09-14 | Nec Corp | 符号誤り訂正装置 |
US4583078A (en) * | 1984-11-13 | 1986-04-15 | Communications Satellite Corporation | Serial Viterbi decoder |
FR2585906B1 (fr) * | 1985-08-02 | 1987-09-25 | Battail Gerard | Procede de decodage d'un code convolutif et decodeur correspondant |
-
1990
- 1990-11-15 FR FR9014230A patent/FR2669445B1/fr not_active Expired - Fee Related
-
1991
- 1991-11-06 AU AU87071/91A patent/AU634676B2/en not_active Ceased
- 1991-11-08 NZ NZ248064A patent/NZ248064A/en unknown
- 1991-11-08 NZ NZ240522A patent/NZ240522A/en unknown
- 1991-11-11 ES ES91119174T patent/ES2043418T3/es not_active Expired - Lifetime
- 1991-11-11 EP EP91119174A patent/EP0485921B1/fr not_active Expired - Lifetime
- 1991-11-11 DE DE91119174T patent/DE69100150T2/de not_active Expired - Lifetime
- 1991-11-11 AT AT91119174T patent/ATE91206T1/de not_active IP Right Cessation
- 1991-11-11 DK DK91119174.0T patent/DK0485921T3/da active
- 1991-11-13 FI FI915365A patent/FI105429B/fi active
- 1991-11-14 US US07/791,410 patent/US5331664A/en not_active Expired - Lifetime
- 1991-11-14 CA CA002055575A patent/CA2055575C/fr not_active Expired - Fee Related
- 1991-11-15 JP JP3300819A patent/JP2524924B2/ja not_active Expired - Fee Related
-
1994
- 1994-07-12 SG SG92994A patent/SG92994G/en unknown
- 1994-08-18 HK HK85794A patent/HK85794A/xx not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
FI105429B (fi) | 2000-08-15 |
EP0485921B1 (fr) | 1993-06-30 |
FI915365A0 (fi) | 1991-11-13 |
ATE91206T1 (de) | 1993-07-15 |
FR2669445A1 (fr) | 1992-05-22 |
US5331664A (en) | 1994-07-19 |
EP0485921A1 (fr) | 1992-05-20 |
NZ240522A (en) | 1994-04-27 |
DE69100150T2 (de) | 1993-10-07 |
DK0485921T3 (da) | 1993-11-29 |
JPH04290315A (ja) | 1992-10-14 |
AU634676B2 (en) | 1993-02-25 |
CA2055575C (fr) | 1995-10-10 |
JP2524924B2 (ja) | 1996-08-14 |
AU8707191A (en) | 1992-06-11 |
FR2669445B1 (fr) | 1993-01-08 |
DE69100150D1 (de) | 1993-08-05 |
NZ248064A (en) | 1994-04-27 |
CA2055575A1 (fr) | 1992-05-16 |
ES2043418T3 (es) | 1993-12-16 |
HK85794A (en) | 1994-08-26 |
FI915365A (fi) | 1992-05-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SG92994G (en) | Device for the processing of the viterbi algorithm comprising a processor and a specialized unit | |
US4467317A (en) | High-speed arithmetic compression coding using concurrent value updating | |
US4908827A (en) | Forward error correction system | |
KR950035104A (ko) | 데이타 수신기, 메트릭 계산 방법 및 신호 처리 장치 | |
JPH0117295B2 (ja) | ||
JPH03163918A (ja) | 適応エンコーダ・適応デコーダ及びエンコーディング方法 | |
EP0771079A3 (en) | Data transmission device | |
US5245339A (en) | Flexible encoding method and architecture for high speed data transmission and storage | |
US5555323A (en) | System for bi-level symbol coding/decoding with saved storage and method for same | |
ATE175538T1 (de) | Maximalwahrscheinlichkeitssequenzdetektor | |
US7386240B2 (en) | Dispersion compensation in optical systems | |
DE50102478D1 (de) | Optimierter turbo-decodierer | |
KR100281321B1 (ko) | 적응적인 산술 부호화 및 그 복호화 방법 | |
KR20010080130A (ko) | 터보코드 하이브리드 인터리버 | |
Feygin et al. | Minimizing error and VLSI complexity in the multiplication free approximation of arithmetic coding | |
KR100312226B1 (ko) | 롬 테이블을 이용한 컨벌루션 인코더 | |
KR19980039924A (ko) | 비터비 디코더 | |
KR930020264A (ko) | 비터비 알고리즘을 프로세싱하기 위한 프로세서를 포함하는 장치 | |
KR100551951B1 (ko) | 동영상 복호화 처리 시스템 및 가변장 복호화 시스템 | |
EP0079333B1 (en) | High-speed arithmetic compression coding using concurrent value updating | |
KR0175273B1 (ko) | 리드 솔로몬 복호기의 에러값 계산 장치 | |
JP2002232301A (ja) | ビタビ復号におけるフル・パス・メトリックを計算する方法 | |
Li | Computing weight spectra of convolutional codes with MAPLE | |
TAJIMA | On the structure of an SST Viterbi decoder for general rate (n-1)/n convolutional codes viewed in the light of syndrome decoding | |
KR970004371A (ko) | 비터비 복호기 |