SG11201408122RA - Bonding apparatus and method of manufacturing semiconductor device - Google Patents
Bonding apparatus and method of manufacturing semiconductor deviceInfo
- Publication number
- SG11201408122RA SG11201408122RA SG11201408122RA SG11201408122RA SG11201408122RA SG 11201408122R A SG11201408122R A SG 11201408122RA SG 11201408122R A SG11201408122R A SG 11201408122RA SG 11201408122R A SG11201408122R A SG 11201408122RA SG 11201408122R A SG11201408122R A SG 11201408122RA
- Authority
- SG
- Singapore
- Prior art keywords
- lllll
- layer
- bonding
- tokyo
- electrode
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/75—Apparatus for connecting with bump connectors or layer connectors
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B37/00—Methods or apparatus for laminating, e.g. by curing or by ultrasonic bonding
- B32B37/0046—Methods or apparatus for laminating, e.g. by curing or by ultrasonic bonding characterised by constructional aspects of the apparatus
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B41/00—Arrangements for controlling or monitoring lamination processes; Safety arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2309/00—Parameters for the laminating or treatment process; Apparatus details
- B32B2309/70—Automated, e.g. using a computer or microcomputer
- B32B2309/72—For measuring or regulating, e.g. systems with feedback loops
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2313/00—Elements other than metals
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2457/00—Electrical equipment
- B32B2457/14—Semiconductor wafers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
- H01L2223/5448—Located on chip prior to dicing and remaining on chip after dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
- H01L2224/32146—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the layer connector connecting to a via connection in the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/757—Means for aligning
- H01L2224/75753—Means for optical alignment, e.g. sensors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/757—Means for aligning
- H01L2224/75754—Guiding structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/759—Means for monitoring the connection process
- H01L2224/75901—Means for monitoring the connection process using a computer, e.g. fully- or semi-automatic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8112—Aligning
- H01L2224/81121—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
- H01L2224/8113—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors using marks formed on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81908—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving monitoring, e.g. feedback loop
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8312—Aligning
- H01L2224/83121—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
- H01L2224/83122—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors by detecting inherent features of, or outside, the semiconductor or solid-state body
- H01L2224/83123—Shape or position of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8312—Aligning
- H01L2224/83121—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
- H01L2224/83122—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors by detecting inherent features of, or outside, the semiconductor or solid-state body
- H01L2224/83129—Shape or position of the other item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8312—Aligning
- H01L2224/83121—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
- H01L2224/8313—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors using marks formed on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06593—Mounting aids permanently on device; arrangements for alignment
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
- Solid State Image Pick-Up Elements (AREA)
- Pressure Welding/Diffusion-Bonding (AREA)
Abstract
(i2) mwu ft iz s-5 iv x m £ titz s issaj n d9) mm IHMMi _ r4T» allium 2013# 12 fll9 0(19.12.2013) w , PO tpCT (10) WO 2013/187292 A1 (51) H01L 21/60 (2006.01) (21) PCT/JP2013/065575 (22) 2013^6^ 5 0(05.06.2013) (25) (26) @U8&M©Wi§: (30) fiBfcftf '— 1 £: 2012-131510 2012 ^6^ 11 0(11.06.2012) JP 4#M 2013-061589 2013 ^ 3 ^ 25 0(25.03.2013) JP (71) ttiHA: ^S#l±irJII (SHINKAWA LTD.) [JP/JP]; T2088585 Uj TfT W- 2 T g 5 1 #±feG) 1 Tokyo (JP). (72) £ A$i(TAM, Daisuke); T 2088585 ai3£ittttUUrfi#£¥ 2TI51 #ifea> 1 folR ^a«fjl|_rt Tokyo (JP). fit /p — (TAKAHASHI, Koichi); T 2088585 HjfvtRjKUfa Uj 2 T I 5 1 iifeffl 1 Tokyo (JP). ^ (74) i-tmx-. (YKI PATENT ATTORNEYS); T 1800004 5 [mn%] (54) Title: BONDING DEVICE AND METHOD FOR PRODUCING SEMICONDUCTOR DEVICE S (54) fgE0)€ffc : 7tOxV (57) Abstract: A flip-chip bonding device (500) for layer-bonding second- a layer semiconductor chip (30), on which a second through electrode is provided, to a first-layer semiconductor chip (20), on which first a through electrode is provided, at a position corresponding to the first through elec trode, and equipped with a control unit (50), and double-view a camera (16) for capturing images of the semiconductor chips (20, 30), wherein the control unit (50) is provided with relative-position detection a program (53) for de tecting the relative positions of the semiconductor chips (20, 30) in the layer- bonded layers, on the basis of an image of the first through electrode on the surface of the first-layer semiconductor chip (20) captured by the double- view camera (16) prior to the layer-bonding, and an image of the second through electrode on the surface of the second-layer semiconductor chip (30) captured by the double-view camera (16) after the layer-bonding. Con sequently, through electrodes can be accurately connected by using a simple method. (57) Wlfo: — TvZ? (2 0) (3 0) £ 81 Jf 7|? V V 4 > ( 5 OO) (2 0) , (3 0) (DW&Z =j (16) t, mmu (50) t, (5 0) It. = (16) lc«fcoTSHftLf=£-a>Jia>3M»f*f ; (2 0) HJi>•? L (16) (3 0) Xf (20) , (3 0) (5 3) I — cfe U ^ - \" ^ mm g -& o o £ iKSrrfr^^Br — T @ 3 4# 1 2.^ Tokyo (JP). (8i) (^ro&i^PBy, IS ft nj f b): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW. (84) (asrofci^isy > ±T(Dmm(Dfcm% V&tf nlfb): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), 3- — V T (AM, AZ, BY, KG, KZ, RU, TJ, TM), 3 — • V / ^ (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG). WO 2013/187292 A11 lllll llllllll II llllll III lllll lllll III III III lllll lllll llll llll lllll lllll lllll lllllll llll llll
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012131510 | 2012-06-11 | ||
JP2013061589A JP5876000B2 (en) | 2012-06-11 | 2013-03-25 | Bonding apparatus and bonding method |
PCT/JP2013/065575 WO2013187292A1 (en) | 2012-06-11 | 2013-06-05 | Bonding device and method for producing semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
SG11201408122RA true SG11201408122RA (en) | 2015-01-29 |
Family
ID=49758118
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG11201408122RA SG11201408122RA (en) | 2012-06-11 | 2013-06-05 | Bonding apparatus and method of manufacturing semiconductor device |
Country Status (7)
Country | Link |
---|---|
US (1) | US9385104B2 (en) |
JP (1) | JP5876000B2 (en) |
KR (1) | KR101630249B1 (en) |
CN (1) | CN104335337B (en) |
SG (1) | SG11201408122RA (en) |
TW (1) | TWI511215B (en) |
WO (1) | WO2013187292A1 (en) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9673166B2 (en) | 2013-11-27 | 2017-06-06 | Toray Engineering Co., Ltd. | Three-dimensional mounting method and three-dimensional mounting device |
TWI567859B (en) * | 2014-02-10 | 2017-01-21 | 新川股份有限公司 | Monuting apparatus and offset correction method thereof |
JP6363854B2 (en) * | 2014-03-11 | 2018-07-25 | キヤノン株式会社 | Forming method and article manufacturing method |
JP6305887B2 (en) * | 2014-09-16 | 2018-04-04 | 東芝メモリ株式会社 | Semiconductor device manufacturing method and semiconductor manufacturing apparatus |
CN107004672B (en) * | 2014-12-18 | 2020-06-16 | 索尼公司 | Semiconductor device, manufacturing method and electronic apparatus |
US10014272B2 (en) * | 2015-05-11 | 2018-07-03 | Asm Technology Singapore Pte Ltd | Die bonding with liquid phase solder |
JP6478939B2 (en) | 2016-03-31 | 2019-03-06 | 東レエンジニアリング株式会社 | Mounting apparatus and mounting method |
JP6731577B2 (en) * | 2016-06-23 | 2020-07-29 | パナソニックIpマネジメント株式会社 | Component mounting method and component mounting apparatus |
CN106409724B (en) * | 2016-09-30 | 2019-05-21 | 西安微电子技术研究所 | A kind of automatic stacking system of PoP and method |
US10410892B2 (en) * | 2016-11-18 | 2019-09-10 | Taiwan Semiconductor Manufacturing Company Ltd. | Method of semiconductor wafer bonding and system thereof |
CN109643700B (en) | 2018-11-21 | 2019-09-10 | 长江存储科技有限责任公司 | Method, device and structure for the engagement alignment mark at joint interface |
KR102330658B1 (en) * | 2019-11-26 | 2021-11-23 | 세메스 주식회사 | Die bonding method |
KR20210088305A (en) | 2020-01-06 | 2021-07-14 | 삼성전자주식회사 | Semiconductor package and method of manufacturing the same |
US11362038B2 (en) * | 2020-05-28 | 2022-06-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Photolithography alignment process for bonded wafers |
DE102020126211A1 (en) | 2020-05-28 | 2021-12-02 | Taiwan Semiconductor Manufacturing Co. Ltd. | Photolithography alignment process for bonded wafers |
TWI756881B (en) * | 2020-10-27 | 2022-03-01 | 均華精密工業股份有限公司 | Position controlling system of die bonding machine, position controlling device of die bonding machine and method for placing die of die bonding machine |
Family Cites Families (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4899921A (en) * | 1988-10-28 | 1990-02-13 | The American Optical Corporation | Aligner bonder |
US5654204A (en) * | 1994-07-20 | 1997-08-05 | Anderson; James C. | Die sorter |
JP2002110742A (en) | 2000-10-02 | 2002-04-12 | Hitachi Ltd | Method for manufacturing semiconductor device, and apparatus for manufacturing semiconductor |
JP3530517B2 (en) * | 2001-12-28 | 2004-05-24 | 日本アビオニクス株式会社 | Flip chip mounting device with alignment correction function |
JP2004146776A (en) * | 2002-08-29 | 2004-05-20 | Shinko Electric Ind Co Ltd | Machine and method for mounting flip-chip |
JP4074862B2 (en) * | 2004-03-24 | 2008-04-16 | ローム株式会社 | Semiconductor device manufacturing method, semiconductor device, and semiconductor chip |
JP2006041006A (en) * | 2004-07-23 | 2006-02-09 | Matsushita Electric Ind Co Ltd | Bonding method and apparatus for semiconductor chip |
TW200628029A (en) * | 2004-12-06 | 2006-08-01 | Matsushita Electric Ind Co Ltd | Component mounting apparatus and component mounting method |
JP4642565B2 (en) | 2005-06-29 | 2011-03-02 | 東レエンジニアリング株式会社 | Mounting method and mounting apparatus |
JP5024369B2 (en) * | 2007-03-28 | 2012-09-12 | 富士通株式会社 | Ultrasonic bonding equipment |
JP5259211B2 (en) * | 2008-02-14 | 2013-08-07 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP4343989B1 (en) | 2008-04-10 | 2009-10-14 | 株式会社新川 | BONDING APPARATUS AND BONDING AREA POSITION RECOGNITION METHOD AND PROGRAM USED FOR BONDING APPARATUS |
JP2010272707A (en) | 2009-05-22 | 2010-12-02 | Panasonic Corp | Alignment method for joining |
JP5503208B2 (en) * | 2009-07-24 | 2014-05-28 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US8987896B2 (en) * | 2009-12-16 | 2015-03-24 | Intel Corporation | High-density inter-package connections for ultra-thin package-on-package structures, and processes of forming same |
WO2011087003A1 (en) * | 2010-01-15 | 2011-07-21 | 東レエンジニアリング株式会社 | Three-dimensional packaging method and device |
JP2011124523A (en) | 2010-02-02 | 2011-06-23 | Napura:Kk | Substrate for electronic device, laminate for electronic device, electronic device, and method of manufacturing the same |
JP5515024B2 (en) * | 2010-11-24 | 2014-06-11 | 株式会社日本マイクロニクス | Chip laminated device inspection method, chip laminated device rearrangement unit, and chip laminated device inspection apparatus |
JP2012222161A (en) * | 2011-04-08 | 2012-11-12 | Elpida Memory Inc | Semiconductor device |
US8710654B2 (en) * | 2011-05-26 | 2014-04-29 | Kabushiki Kaisha Toshiba | Semiconductor device and manufacturing method thereof |
JP2013065835A (en) * | 2011-08-24 | 2013-04-11 | Sumitomo Bakelite Co Ltd | Semiconductor device manufacturing method, block laminate and successive laminate |
US9123830B2 (en) * | 2011-11-11 | 2015-09-01 | Sumitomo Bakelite Co., Ltd. | Manufacturing method for semiconductor device |
JPWO2013133015A1 (en) * | 2012-03-07 | 2015-07-30 | 東レ株式会社 | Semiconductor device manufacturing method and semiconductor device manufacturing apparatus |
JP2014187185A (en) * | 2013-03-22 | 2014-10-02 | Renesas Electronics Corp | Semiconductor device manufacturing method |
JP6207190B2 (en) * | 2013-03-22 | 2017-10-04 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
US9093549B2 (en) * | 2013-07-02 | 2015-07-28 | Kulicke And Soffa Industries, Inc. | Bond heads for thermocompression bonders, thermocompression bonders, and methods of operating the same |
JP6189181B2 (en) * | 2013-11-06 | 2017-08-30 | 東芝メモリ株式会社 | Manufacturing method of semiconductor device |
-
2013
- 2013-03-25 JP JP2013061589A patent/JP5876000B2/en active Active
- 2013-06-05 KR KR1020147022686A patent/KR101630249B1/en active IP Right Grant
- 2013-06-05 CN CN201380027777.0A patent/CN104335337B/en active Active
- 2013-06-05 SG SG11201408122RA patent/SG11201408122RA/en unknown
- 2013-06-05 WO PCT/JP2013/065575 patent/WO2013187292A1/en active Application Filing
- 2013-06-11 TW TW102120660A patent/TWI511215B/en active
-
2014
- 2014-12-05 US US14/561,572 patent/US9385104B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
CN104335337B (en) | 2017-05-10 |
US9385104B2 (en) | 2016-07-05 |
WO2013187292A1 (en) | 2013-12-19 |
JP2014017471A (en) | 2014-01-30 |
TW201413843A (en) | 2014-04-01 |
TWI511215B (en) | 2015-12-01 |
KR101630249B1 (en) | 2016-06-14 |
US20150087083A1 (en) | 2015-03-26 |
JP5876000B2 (en) | 2016-03-02 |
KR20140117543A (en) | 2014-10-07 |
CN104335337A (en) | 2015-02-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SG11201408122RA (en) | Bonding apparatus and method of manufacturing semiconductor device | |
SG11201907665QA (en) | Intelligent rope or cable termination | |
SG11201408005VA (en) | Audio interface self-adaptation device | |
SG11201804563SA (en) | Digital microfluidic system for single-cell isolation and characterization of analytes | |
SG11201408161RA (en) | Antibodies comprising site-specific non-natural amino acid residues, methods of their preparation and methods of their use | |
SG11201901196RA (en) | Wafer-level package with enhanced performance | |
SG11201807568QA (en) | Systems and methods for use in transferring funds between payment accounts | |
SG11201804778RA (en) | Method of operating an injection system | |
SG11201408285QA (en) | TEMPERATURE CONTROL FOR GaN BASED MATERIALS | |
SG11201407745RA (en) | Package body | |
SG11201408236UA (en) | Dynamic pressure control in a battery assembly | |
SG11201408023QA (en) | Adaptive method and device of audio interface and electronic signature token | |
SG11201402746TA (en) | Electronic substrate housing equipment and electric apparatus | |
SG11201408561YA (en) | Tunable materials | |
SG11201805409SA (en) | Networking technologies | |
SG11201908260WA (en) | Device, system, and method for facilitating communications between electronic gaming machines and mobile devices | |
SG11201407294UA (en) | Contamination identification system | |
SG11201806401YA (en) | G protein-coupled receptor (gpcr) modulation by imipridones | |
SG11201804672QA (en) | Systems and methods for production of low oxygen content silicon | |
SG11201408127YA (en) | Flow control system | |
SG11201407838YA (en) | Method, system and apparatus for audio communication modulation mode self-adaptation and electronic signature token | |
SG11201407968RA (en) | Controlling melt fracture in bimodal resin pipe | |
SG11201406655UA (en) | Method and apparatus for evaluating media quality | |
SG11201811323XA (en) | Fluidic devices and methods of manufacturing the same | |
SG11201406955VA (en) | Transmission management system, transmission system, and transmission management system program |