SG10201803196YA - Semiconductor device and method for fabricating the same - Google Patents

Semiconductor device and method for fabricating the same

Info

Publication number
SG10201803196YA
SG10201803196YA SG10201803196YA SG10201803196YA SG10201803196YA SG 10201803196Y A SG10201803196Y A SG 10201803196YA SG 10201803196Y A SG10201803196Y A SG 10201803196YA SG 10201803196Y A SG10201803196Y A SG 10201803196YA SG 10201803196Y A SG10201803196Y A SG 10201803196YA
Authority
SG
Singapore
Prior art keywords
layer
channel
disposed
channel hole
fabricating
Prior art date
Application number
SG10201803196YA
Inventor
Sung Gil Kim
Seul Ye Kim
Hong Suk Kim
Jin Tae Noh
Ji Hoon Choi
Jae Young Ahn
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of SG10201803196YA publication Critical patent/SG10201803196YA/en

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B43/00—EEPROM devices comprising charge-trapping gate insulators
    • H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
    • H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
    • H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/7682—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing the dielectric comprising air gaps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/5329—Insulating materials
    • H01L23/53295—Stacked insulating layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642—Isolation within the component, i.e. internal isolation
    • H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/48—Data lines or contacts therefor
    • H10B12/482—Bit lines
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/48—Data lines or contacts therefor
    • H10B12/485—Bit line contacts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B43/00—EEPROM devices comprising charge-trapping gate insulators
    • H10B43/10—EEPROM devices comprising charge-trapping gate insulators characterised by the top-view layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1434—Memory
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1434—Memory
    • H01L2924/1435—Random access memory [RAM]
    • H01L2924/1436—Dynamic random-access memory [DRAM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1434—Memory
    • H01L2924/145—Read-only memory [ROM]
    • H01L2924/1451—EPROM
    • H01L2924/14511—EEPROM

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Memories (AREA)

Abstract

A stack structure includes conductive layer patterns and interlayer insulating layer patterns alternately stacked on one another. A channel hole penetrates the stack structure. A dielectric layer is disposed on a sidewall of the channel hole. A channel layer is disposed on the dielectric layer and in the channel hole. A passivation layer is disposed on the channel layer and in the channel hole. The channel layer is interposed between the passivation layer and the dielectric layer. An air gap is surrounded by the passivation layer. A width of the air gap is larger than a width of the passivation layer. FIG. 2
SG10201803196YA 2017-07-06 2018-04-17 Semiconductor device and method for fabricating the same SG10201803196YA (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020170085703A KR102373616B1 (en) 2017-07-06 2017-07-06 Semiconductor device and Method for fabricating thereof

Publications (1)

Publication Number Publication Date
SG10201803196YA true SG10201803196YA (en) 2019-02-27

Family

ID=64903478

Family Applications (1)

Application Number Title Priority Date Filing Date
SG10201803196YA SG10201803196YA (en) 2017-07-06 2018-04-17 Semiconductor device and method for fabricating the same

Country Status (4)

Country Link
US (2) US10340284B2 (en)
KR (1) KR102373616B1 (en)
CN (1) CN109216365B (en)
SG (1) SG10201803196YA (en)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019165171A (en) * 2018-03-20 2019-09-26 東芝メモリ株式会社 Semiconductor device and method for manufacturing the same
KR20200115769A (en) * 2019-03-25 2020-10-08 삼성디스플레이 주식회사 Display device and method of manufacturing the same
KR20200141257A (en) * 2019-06-10 2020-12-18 에스케이하이닉스 주식회사 Memory device and method for fabricating the same
WO2021035572A1 (en) * 2019-08-28 2021-03-04 Yangtze Memory Technologies Co., Ltd. Semiconductor device and fabricating method thereof
KR20210054788A (en) 2019-11-06 2021-05-14 에스케이하이닉스 주식회사 Semiconductor device and manufacturing method of semiconductor device
KR102578390B1 (en) * 2020-11-17 2023-09-14 한양대학교 산학협력단 Three dimensional flash memory including air gap
KR102497881B1 (en) * 2020-10-29 2023-02-10 한양대학교 산학협력단 Three dimensional flash memory for improving integration and operation method thereof
KR102556381B1 (en) * 2021-01-28 2023-07-17 한양대학교 산학협력단 3d flash memory manufactured through simplifid manufacturing process and manufacturing method thereof
CN113053808B (en) * 2021-03-18 2022-06-17 长鑫存储技术有限公司 Semiconductor structure manufacturing method and semiconductor structure
WO2022234614A1 (en) * 2021-05-06 2022-11-10 ユニサンティス エレクトロニクス シンガポール プライベート リミテッド Memory device using semiconductor element
TWI775534B (en) * 2021-07-16 2022-08-21 旺宏電子股份有限公司 Three-dimensional and flash memory and method of forming the same
CN116259606B (en) * 2023-05-15 2023-08-11 之江实验室 TSV structure and preparation method thereof

Family Cites Families (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101624975B1 (en) * 2009-11-17 2016-05-30 삼성전자주식회사 Three dimensional semiconductor memory devices
US8455940B2 (en) * 2010-05-24 2013-06-04 Samsung Electronics Co., Ltd. Nonvolatile memory device, method of manufacturing the nonvolatile memory device, and memory module and system including the nonvolatile memory device
KR101778287B1 (en) * 2010-08-30 2017-09-14 삼성전자주식회사 Semiconductor memory devices and methods for fabricating the same
JP5543950B2 (en) 2011-09-22 2014-07-09 株式会社東芝 Nonvolatile semiconductor memory device manufacturing method and nonvolatile semiconductor memory device
KR20130057670A (en) * 2011-11-24 2013-06-03 삼성전자주식회사 Semiconductor memory devices and methods for fabricating the same
KR20130066950A (en) * 2011-12-13 2013-06-21 에스케이하이닉스 주식회사 Three dimension non-volatile memory device, memory system comprising the same and method of manufacturing the same
US8987805B2 (en) * 2012-08-27 2015-03-24 Samsung Electronics Co., Ltd. Vertical type semiconductor devices including oxidation target layers
KR102005533B1 (en) * 2012-10-22 2019-07-31 에스케이하이닉스 주식회사 Semiconductor memory device and method for manufacturing the same
WO2014089795A1 (en) 2012-12-13 2014-06-19 中国科学院微电子研究所 Vertical channel-type three-dimensional semiconductor memory device and preparation method therefor
US9136278B2 (en) 2013-11-18 2015-09-15 Micron Technology, Inc. Methods of forming vertically-stacked memory cells
KR102195112B1 (en) 2013-11-19 2020-12-24 삼성전자주식회사 Vertical memory devices and methods of manufacturing the same
KR102128465B1 (en) 2014-01-03 2020-07-09 삼성전자주식회사 Vertical structure non-volatile memory device
KR102170770B1 (en) * 2014-03-03 2020-10-28 삼성전자주식회사 Semiconductor device
KR102175763B1 (en) * 2014-04-09 2020-11-09 삼성전자주식회사 Semiconductor Memory Device And Method Of Fabricating The Same
US9425208B2 (en) 2014-04-17 2016-08-23 Samsung Electronics Co., Ltd. Vertical memory devices
KR102248205B1 (en) * 2014-06-25 2021-05-04 삼성전자주식회사 Semiconductor device having vertical channel and air gap
KR102323571B1 (en) * 2014-07-01 2021-11-09 삼성전자주식회사 Semiconductor device and method of manufacturing the same
KR20160004069A (en) 2014-07-02 2016-01-12 에스케이하이닉스 주식회사 Semiconductor device and manufacturing method thereof
US9177966B1 (en) 2014-07-08 2015-11-03 Sandisk Technologies Inc. Three dimensional NAND devices with air gap or low-k core
KR20160018921A (en) * 2014-08-07 2016-02-18 삼성전자주식회사 Semiconductor Memory Device And Method of Fabricating The Same
US9515085B2 (en) 2014-09-26 2016-12-06 Sandisk Technologies Llc Vertical memory device with bit line air gap
US9443865B2 (en) 2014-12-18 2016-09-13 Sandisk Technologies Llc Fabricating 3D NAND memory having monolithic crystalline silicon vertical NAND channel
KR20160087479A (en) 2015-01-13 2016-07-22 에스케이하이닉스 주식회사 Semiconductor device and manufacturing method thereof
US9437611B1 (en) * 2015-02-24 2016-09-06 Macronix International Co., Ltd. Semiconductor device and manufacturing method thereof
US9524980B2 (en) 2015-03-03 2016-12-20 Macronix International Co., Ltd. U-shaped vertical thin-channel memory
TWI541984B (en) * 2015-04-17 2016-07-11 旺宏電子股份有限公司 Semiconductor structure and manufacturing method of the same
KR102282139B1 (en) * 2015-05-12 2021-07-28 삼성전자주식회사 Semiconductor devices
KR20170006978A (en) 2015-07-10 2017-01-18 에스케이하이닉스 주식회사 Manufacturing method of the semiconductor device
US9627397B2 (en) * 2015-07-20 2017-04-18 Macronix International Co., Ltd. Memory device and method for fabricating the same
US9484353B1 (en) 2015-07-20 2016-11-01 Macronix International Co., Ltd. Memory device and method for fabricating the same
CN106571368B (en) * 2015-10-08 2022-01-25 三星电子株式会社 Semiconductor device with a plurality of semiconductor chips
TWI582964B (en) 2015-12-30 2017-05-11 旺宏電子股份有限公司 A memory device and method for fabricating the same
KR20180012640A (en) * 2016-07-27 2018-02-06 삼성전자주식회사 Vertical memory device and method of manufacturing the same
US9679913B1 (en) * 2016-11-04 2017-06-13 Macronix International Co., Ltd. Memory structure and method for manufacturing the same
KR102665676B1 (en) * 2016-12-19 2024-05-14 에스케이하이닉스 주식회사 Semiconductor device and manufacturing method thereof
KR20180073161A (en) * 2016-12-22 2018-07-02 삼성전자주식회사 Vertical memory devices
US10410931B2 (en) * 2017-01-09 2019-09-10 Samsung Electronics Co., Ltd. Fabricating method of nanosheet transistor spacer including inner spacer
US10403637B2 (en) * 2017-01-20 2019-09-03 Macronix International Co., Ltd. Discrete charge trapping elements for 3D NAND architecture

Also Published As

Publication number Publication date
CN109216365A (en) 2019-01-15
CN109216365B (en) 2023-10-17
US20190013328A1 (en) 2019-01-10
KR20190005293A (en) 2019-01-16
KR102373616B1 (en) 2022-03-11
US10600806B2 (en) 2020-03-24
US20190326321A1 (en) 2019-10-24
US10340284B2 (en) 2019-07-02

Similar Documents

Publication Publication Date Title
SG10201803196YA (en) Semiconductor device and method for fabricating the same
KR102159926B1 (en) Field-effect transistor and semiconductor device including the field-effect transistor
SG10201803335UA (en) Three-Dimensional Semiconductor Device And Method Of Fabricating The Same
SG10201805238RA (en) Semiconductor device
SG10201805116YA (en) Semiconductor devices and manufacturing methods thereof
SG10201805060XA (en) Semiconductor device and method of manufacturing the same
SG10201807790YA (en) Semiconductor devices
GB2579729A (en) Back-side memory element with local memory select transistor
TW201613097A (en) Semiconductor device and method of fabricating non-planar circuit device
JP2015073095A5 (en)
SG10201804609UA (en) Semiconductor device and manufacturing method thereof
EP4060749A3 (en) Semiconductor device having group iii-v material active region and graded gate dielectric
MY188387A (en) Non-planar semiconductor device having omega-fin with doped sub-fin region and method to fabricate same
WO2012143784A8 (en) Semiconductor device and manufacturing method thereof
JP2015135976A5 (en) Method for manufacturing semiconductor device
SG10201805010VA (en) Vertical-Type Memory Device
SG10201803458SA (en) Semiconductor memory device and method of manufacturing the same
WO2015077647A3 (en) Electric field management for a group iii-nitride semiconductor
WO2011090907A3 (en) Field-effect transistor device having a metal gate stack with an oxygen barrier layer
JP2015216367A5 (en)
SG10201804464UA (en) Three-dimensional semiconductor memory device and method of fabricating the same
WO2014004012A3 (en) High voltage three-dimensional devices having dielectric liners
SG10201804989UA (en) Vertical Memory Device
GB2505595A (en) Microelectronic device, stacked die package and computing system containing same, method of manufacturing a multi-channel communication pathway in same
GB201202436D0 (en) Early entry