SG10201804464UA - Three-dimensional semiconductor memory device and method of fabricating the same - Google Patents

Three-dimensional semiconductor memory device and method of fabricating the same

Info

Publication number
SG10201804464UA
SG10201804464UA SG10201804464UA SG10201804464UA SG10201804464UA SG 10201804464U A SG10201804464U A SG 10201804464UA SG 10201804464U A SG10201804464U A SG 10201804464UA SG 10201804464U A SG10201804464U A SG 10201804464UA SG 10201804464U A SG10201804464U A SG 10201804464UA
Authority
SG
Singapore
Prior art keywords
insulating layer
cell array
peripheral circuit
fabricating
semiconductor memory
Prior art date
Application number
SG10201804464UA
Inventor
Shin Miso
Kwon Myeongan
Min Chungki
Kwon Byoungho
Yoon Boun
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of SG10201804464UA publication Critical patent/SG10201804464UA/en

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
    • H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/10—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the top-view layout
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
    • H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • H10B41/41—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region of a memory region comprising a cell select transistor, e.g. NAND
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/50—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the boundary region between the core region and the peripheral circuit region
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B43/00—EEPROM devices comprising charge-trapping gate insulators
    • H10B43/10—EEPROM devices comprising charge-trapping gate insulators characterised by the top-view layout
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B43/00—EEPROM devices comprising charge-trapping gate insulators
    • H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B43/00—EEPROM devices comprising charge-trapping gate insulators
    • H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
    • H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B43/00—EEPROM devices comprising charge-trapping gate insulators
    • H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
    • H10B43/35—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region with cell select transistors, e.g. NAND
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B43/00—EEPROM devices comprising charge-trapping gate insulators
    • H10B43/40—EEPROM devices comprising charge-trapping gate insulators characterised by the peripheral circuit region
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B43/00—EEPROM devices comprising charge-trapping gate insulators
    • H10B43/50—EEPROM devices comprising charge-trapping gate insulators characterised by the boundary region between the core and peripheral circuit regions

Abstract

OF THE DISCLOSURE Provided are a three-dimensional semiconductor memory device and a method of fabricating the same. The device may include a substrate including a peripheral circuit region and a cell array region, peripheral gate stacks provided on the peripheral circuit region of the substrate, and an electrode structure provided on the cell array region of the substrate. The electrode structure may include a lower electrode, a lower insulating layer covering the lower electrode, and upper electrodes and upper insulating layers, which are vertically and alternately stacked on the lower insulating layer. The lower insulating layer may be extended from the cell array region to the peripheral circuit region to cover the peripheral gate stacks, and a top surface of the lower insulating layer may be higher on the peripheral circuit region than on the cell array region. FIG. 4
SG10201804464UA 2017-09-01 2018-05-25 Three-dimensional semiconductor memory device and method of fabricating the same SG10201804464UA (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020170112028A KR102452562B1 (en) 2017-09-01 2017-09-01 Three-dimensional semiconductor devices and method for fabricating the same

Publications (1)

Publication Number Publication Date
SG10201804464UA true SG10201804464UA (en) 2019-04-29

Family

ID=65514800

Family Applications (1)

Application Number Title Priority Date Filing Date
SG10201804464UA SG10201804464UA (en) 2017-09-01 2018-05-25 Three-dimensional semiconductor memory device and method of fabricating the same

Country Status (4)

Country Link
US (2) US10566338B2 (en)
KR (1) KR102452562B1 (en)
CN (1) CN109427803A (en)
SG (1) SG10201804464UA (en)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10714536B2 (en) * 2018-10-23 2020-07-14 Taiwan Semiconductor Manufacturing Co., Ltd. Method to form memory cells separated by a void-free dielectric structure
TWI681553B (en) * 2019-03-21 2020-01-01 華邦電子股份有限公司 Integrated circuit and method of manufacturing the same
US10971508B2 (en) 2019-04-23 2021-04-06 Winbond Electronics Corp. Integrated circuit and method of manufacturing the same
KR20200132136A (en) * 2019-05-15 2020-11-25 삼성전자주식회사 Three dimensional semiconductor memory device
FR3099299B1 (en) * 2019-07-24 2021-08-06 Commissariat Energie Atomique ASSEMBLY MOLD TO MANUFACTURE A THREE-DIMENSIONAL DEVICE INCLUDING SEVERAL MICROELECTRONIC COMPONENTS
CN110770902B (en) * 2019-08-23 2021-08-17 长江存储科技有限责任公司 Vertical storage device
KR20210054373A (en) * 2019-11-05 2021-05-13 에스케이하이닉스 주식회사 Semiconductor memory device
KR20210090929A (en) * 2020-01-13 2021-07-21 에스케이하이닉스 주식회사 Semiconductor device and manufacturing method thereof
CN111244046B (en) * 2020-01-20 2021-09-21 长江存储科技有限责任公司 Three-dimensional memory, preparation method thereof and electronic equipment
KR20210136459A (en) * 2020-05-07 2021-11-17 에스케이하이닉스 주식회사 Semiconductor memory device and manufacturing method of the same
WO2022082345A1 (en) * 2020-10-19 2022-04-28 Yangtze Memory Technologies Co., Ltd. Three-dimensional nand memory device with split channel gates
KR20220078102A (en) * 2020-12-03 2022-06-10 삼성전자주식회사 Semiconductor device and electronic system including the same
CN113707664B (en) * 2021-08-26 2024-04-09 长江存储科技有限责任公司 Three-dimensional memory and preparation method thereof
CN114270515A (en) * 2021-09-01 2022-04-01 长江存储科技有限责任公司 Method for forming dielectric layer in forming semiconductor device

Family Cites Families (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000036533A (en) 1998-05-11 2000-02-02 Sony Corp Manufacture of semiconductor device
KR100283485B1 (en) 1998-12-29 2001-11-02 한신혁 Planarization method of semiconductor device
KR20010097949A (en) 2000-04-27 2001-11-08 윤종용 Method of planarizing insulating layer covered capacitor for semiconductor device
JP4536314B2 (en) * 2002-06-18 2010-09-01 ルネサスエレクトロニクス株式会社 Semiconductor memory device and manufacturing method of semiconductor memory device
KR100668836B1 (en) 2004-12-30 2007-01-16 주식회사 하이닉스반도체 Method of planarization of dielectric layer in semiconductor device
JP2008016626A (en) * 2006-07-05 2008-01-24 Toshiba Corp Semiconductor device, and method of manufacturing the same
KR20080088987A (en) 2007-03-30 2008-10-06 주식회사 하이닉스반도체 Planarization method of dielectric layer in semiconductor device
KR101548674B1 (en) * 2009-08-26 2015-09-01 삼성전자주식회사 3 Three dimensional semiconductor memory device and method for fabricating the same
JP2011165975A (en) * 2010-02-10 2011-08-25 Toshiba Corp Nonvolatile semiconductor memory device
KR20120030193A (en) 2010-09-17 2012-03-28 삼성전자주식회사 Method for manufacturing three dimensional semiconductor device
KR20120047325A (en) 2010-11-01 2012-05-11 삼성전자주식회사 Three dimensional semiconductor device and method for manufacturing the same
KR20120066331A (en) * 2010-12-14 2012-06-22 에스케이하이닉스 주식회사 3d structured non-volatile memory device and method for manufacturing the same
KR101825534B1 (en) * 2011-02-07 2018-02-06 삼성전자주식회사 Three Dimensional Semiconductor Memory Device
KR101175885B1 (en) * 2011-02-17 2012-08-21 에스케이하이닉스 주식회사 Semiconductor memory device and method of manufacturing the same
KR101865566B1 (en) * 2011-09-08 2018-06-11 삼성전자주식회사 Methods of manufacturing a vertical memory device
KR101990904B1 (en) * 2012-07-17 2019-06-19 삼성전자주식회사 A vertical type semiconductor device
JP6026913B2 (en) * 2013-02-12 2016-11-16 ルネサスエレクトロニクス株式会社 Manufacturing method of semiconductor device
US9006736B2 (en) * 2013-07-12 2015-04-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
KR102066925B1 (en) * 2013-08-30 2020-01-16 삼성전자주식회사 Semiconductor device and method for fabricating the same
KR102150969B1 (en) * 2013-12-05 2020-10-26 삼성전자주식회사 Semiconductor device and method of manufacturing the same
KR102128465B1 (en) * 2014-01-03 2020-07-09 삼성전자주식회사 Vertical structure non-volatile memory device
KR102168189B1 (en) * 2014-03-07 2020-10-21 삼성전자주식회사 Three-dimensional semiconductor device and fabricating method thereof
KR102192848B1 (en) * 2014-05-26 2020-12-21 삼성전자주식회사 Memory device
KR102258369B1 (en) * 2014-06-23 2021-05-31 삼성전자주식회사 Vertical memory devices and methods of manufacturing the same
KR102234266B1 (en) * 2014-07-23 2021-04-02 삼성전자주식회사 Semiconductor device and method for fabricating the same
KR20160013765A (en) * 2014-07-28 2016-02-05 삼성전자주식회사 Semiconductor device
KR102239602B1 (en) 2014-08-12 2021-04-14 삼성전자주식회사 Semiconductor Device and Method of fabricating the same
KR102270099B1 (en) * 2014-12-08 2021-06-29 삼성전자주식회사 Semiconductor devices having dummy patterns and methods for fabricating the same
KR102298605B1 (en) * 2015-01-14 2021-09-06 삼성전자주식회사 Vertical memory devices and methods of manufacturing the same
US9478561B2 (en) 2015-01-30 2016-10-25 Samsung Electronics Co., Ltd. Semiconductor memory device and method of fabricating the same
KR20160118114A (en) * 2015-03-31 2016-10-11 삼성전자주식회사 A semiconductor device and a method of fabricating the same
US20160293625A1 (en) 2015-03-31 2016-10-06 Joo-Heon Kang Three Dimensional Semiconductor Memory Devices and Methods of Fabricating the Same
US9818693B2 (en) * 2015-12-22 2017-11-14 Sandisk Technologies Llc Through-memory-level via structures for a three-dimensional memory device
US10269620B2 (en) * 2016-02-16 2019-04-23 Sandisk Technologies Llc Multi-tier memory device with through-stack peripheral contact via structures and method of making thereof
KR102650539B1 (en) * 2016-09-23 2024-03-27 삼성전자주식회사 Method for fabricating three-dimensional semiconductor device
KR102629347B1 (en) * 2016-12-08 2024-01-26 삼성전자주식회사 Semiconductor device and method for manufacturing the same
KR102416028B1 (en) * 2017-04-07 2022-07-04 삼성전자주식회사 Three-dimensional semiconductor memory device and method for fabricating the same
KR102631939B1 (en) * 2018-02-07 2024-02-02 삼성전자주식회사 Three-dimensional semiconductor devices

Also Published As

Publication number Publication date
CN109427803A (en) 2019-03-05
US10566338B2 (en) 2020-02-18
US20200185398A1 (en) 2020-06-11
KR20190025795A (en) 2019-03-12
US20190074282A1 (en) 2019-03-07
KR102452562B1 (en) 2022-10-11
US10916554B2 (en) 2021-02-09

Similar Documents

Publication Publication Date Title
SG10201804464UA (en) Three-dimensional semiconductor memory device and method of fabricating the same
SG10201803316YA (en) Three-dimensional semiconductor device
JP2015181159A5 (en)
SG10201803941SA (en) Semiconductor Memory Device And Manufacturing The Same
JP2017199901A5 (en) Semiconductor device
JPWO2020003047A5 (en) Semiconductor device
SG10201805433WA (en) Semiconductor device and method of manufacturing the same
SG10201804182TA (en) Three-dimensional semiconductor device
KR102185661B1 (en) Semiconductor device having a bit line structure and a storage contact plug
GB2579729A (en) Back-side memory element with local memory select transistor
JP2014178698A5 (en) Element substrate
SG10201803335UA (en) Three-Dimensional Semiconductor Device And Method Of Fabricating The Same
SG10201805060XA (en) Semiconductor device and method of manufacturing the same
JP2012256847A5 (en)
JP2015164181A5 (en)
WO2012143784A8 (en) Semiconductor device and manufacturing method thereof
SG10201805238RA (en) Semiconductor device
JP2012015498A5 (en)
JP2014143339A5 (en)
SG10201803458SA (en) Semiconductor memory device and method of manufacturing the same
SG10201805010VA (en) Vertical-Type Memory Device
SG10201803447TA (en) Semiconductor Device
JP2012209547A5 (en)
JP2012186468A5 (en) Semiconductor device
TW201613060A (en) Semiconductor device having terminals formed on a chip package including a plurality of semiconductor chips and manufacturing method thereof