SG10201803316YA - Three-dimensional semiconductor device - Google Patents

Three-dimensional semiconductor device

Info

Publication number
SG10201803316YA
SG10201803316YA SG10201803316YA SG10201803316YA SG10201803316YA SG 10201803316Y A SG10201803316Y A SG 10201803316YA SG 10201803316Y A SG10201803316Y A SG 10201803316YA SG 10201803316Y A SG10201803316Y A SG 10201803316YA SG 10201803316Y A SG10201803316Y A SG 10201803316YA
Authority
SG
Singapore
Prior art keywords
region
electrode
semiconductor device
stacked structure
dimensional semiconductor
Prior art date
Application number
SG10201803316YA
Inventor
Park Hyun-Mog
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of SG10201803316YA publication Critical patent/SG10201803316YA/en

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B41/00Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/20Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H10B41/23Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
    • H10B41/27Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/535Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including internal interconnections, e.g. cross-under constructions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B41/00Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/20Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76805Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics the opening being a via or contact hole penetrating the underlying conductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76816Aspects relating to the layout of the pattern or to the size of vias or trenches
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76831Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches, e.g. non-conductive sidewall liners
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642Isolation within the component, i.e. internal isolation
    • H01L29/0649Dielectric regions, e.g. SiO2 regions, air gaps
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B41/00Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
    • H10B41/35Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B41/00Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • H10B41/41Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region of a memory region comprising a cell select transistor, e.g. NAND
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B43/00EEPROM devices comprising charge-trapping gate insulators
    • H10B43/20EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B43/00EEPROM devices comprising charge-trapping gate insulators
    • H10B43/20EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H10B43/23EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
    • H10B43/27EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B43/00EEPROM devices comprising charge-trapping gate insulators
    • H10B43/30EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
    • H10B43/35EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region with cell select transistors, e.g. NAND
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B43/00EEPROM devices comprising charge-trapping gate insulators
    • H10B43/50EEPROM devices comprising charge-trapping gate insulators characterised by the boundary region between the core and peripheral circuit regions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B43/00EEPROM devices comprising charge-trapping gate insulators
    • H10B43/40EEPROM devices comprising charge-trapping gate insulators characterised by the peripheral circuit region

Abstract

OF THE DISCLOSURE A three-dimensional semiconductor device includes: a substrate having a cell array region and a contact region; a stacked structure including a plurality of electrodes and a plurality of electrode isolation insulating layers, which are alternately stacked on the substrate in a vertical direction, and having a stepwise structure on the contact region; vertical structures penetrating the stacked structure in the cell array region, each of the vertical structures constituting a cell string; and word line contact plugs, each penetrating an uppermost electrode among the plurality of electrodes in a region of each of tread portions of the stacked structure having the stepwise structure, being connected to another electrode under the penetrated uppermost electrode, and being electrically insulated from the penetrated uppermost electrode. FIG. 36
SG10201803316YA 2017-07-26 2018-04-20 Three-dimensional semiconductor device SG10201803316YA (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020170094960A KR102423766B1 (en) 2017-07-26 2017-07-26 Three dimensional semiconductor device

Publications (1)

Publication Number Publication Date
SG10201803316YA true SG10201803316YA (en) 2019-02-27

Family

ID=65038763

Family Applications (1)

Application Number Title Priority Date Filing Date
SG10201803316YA SG10201803316YA (en) 2017-07-26 2018-04-20 Three-dimensional semiconductor device

Country Status (4)

Country Link
US (2) US10396035B2 (en)
KR (1) KR102423766B1 (en)
CN (1) CN109309095B (en)
SG (1) SG10201803316YA (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11765900B2 (en) 2018-09-21 2023-09-19 Samsung Electronics Co., Ltd. Vertical-type memory device

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102423766B1 (en) * 2017-07-26 2022-07-21 삼성전자주식회사 Three dimensional semiconductor device
US10777520B2 (en) * 2017-11-08 2020-09-15 SK Hynix Inc. Semiconductor memory device
KR102469334B1 (en) * 2017-11-08 2022-11-23 에스케이하이닉스 주식회사 Semiconductor memory device
KR102570901B1 (en) * 2017-11-20 2023-08-25 삼성전자주식회사 Three-dimensional semiconductor device
JP2019160922A (en) * 2018-03-09 2019-09-19 東芝メモリ株式会社 Semiconductor device
JP2019161042A (en) * 2018-03-14 2019-09-19 東芝メモリ株式会社 Semiconductor device
KR20200007212A (en) * 2018-07-12 2020-01-22 에스케이하이닉스 주식회사 Semiconductor memry device and method for forming the same
JP2020136644A (en) * 2019-02-26 2020-08-31 キオクシア株式会社 Semiconductor storage device
CN113035732B (en) * 2019-06-11 2021-12-28 长江存储科技有限责任公司 Three-dimensional memory and method for forming step area of three-dimensional memory
KR102598774B1 (en) * 2019-07-03 2023-11-07 에스케이하이닉스 주식회사 Semiconductor memory device
KR20210012336A (en) * 2019-07-24 2021-02-03 에스케이하이닉스 주식회사 Semiconductor device and manufacturing method of semiconductor device
KR20210015422A (en) * 2019-08-02 2021-02-10 에스케이하이닉스 주식회사 Semiconductor memory device
US11063050B2 (en) * 2019-09-25 2021-07-13 Nanya Technology Corporation Semiconductor device with air gaps and method for fabricating the same
CN112786602B (en) * 2019-11-06 2022-08-26 成都锐成芯微科技股份有限公司 Single-layer polysilicon nonvolatile memory cell and memory thereof
CN114600243A (en) * 2019-12-12 2022-06-07 英特尔公司 Dummy word line contact to improve etch margin of semi-isolated word lines in a staircase structure
CN111106116B (en) * 2020-01-02 2022-09-09 长江存储科技有限责任公司 Preparation method of three-dimensional memory and three-dimensional memory
KR20210092363A (en) * 2020-01-15 2021-07-26 삼성전자주식회사 Three dimensional semiconductor memory device
CN111640755A (en) * 2020-03-23 2020-09-08 福建省晋华集成电路有限公司 Memory and forming method thereof
WO2021243703A1 (en) * 2020-06-05 2021-12-09 Yangtze Memory Technologies Co., Ltd. Staircase structure in three-dimensional memory device and method for forming the same
EP3953969A4 (en) 2020-06-05 2022-08-03 Yangtze Memory Technologies Co., Ltd. Staircase structure in three-dimensional memory device and method for forming the same
US11404091B2 (en) * 2020-06-19 2022-08-02 Taiwan Semiconductor Manufacturing Co., Ltd. Memory array word line routing
US11355516B2 (en) 2020-07-16 2022-06-07 Taiwan Semiconductor Manufacturing Co., Ltd. Three-dimensional memory device and method
US11647634B2 (en) 2020-07-16 2023-05-09 Taiwan Semiconductor Manufacturing Co., Ltd. Three-dimensional memory device and method
US11423966B2 (en) 2020-07-30 2022-08-23 Taiwan Semiconductor Manufacturing Co., Ltd. Memory array staircase structure
US11715692B2 (en) 2020-08-11 2023-08-01 Micron Technology, Inc. Microelectronic devices including conductive rails, and related methods
US11574870B2 (en) 2020-08-11 2023-02-07 Micron Technology, Inc. Microelectronic devices including conductive structures, and related methods
US11456208B2 (en) * 2020-08-11 2022-09-27 Micron Technology, Inc. Methods of forming apparatuses including air gaps between conductive lines and related apparatuses, memory devices, and electronic systems
JP2022120425A (en) * 2021-02-05 2022-08-18 キオクシア株式会社 semiconductor storage device
US20230073372A1 (en) * 2021-09-03 2023-03-09 Micron Technology, Inc. Microelectronic devices including staircase structures, and related memory devices, electronic systems, and methods
WO2023163740A1 (en) * 2022-02-28 2023-08-31 Sandisk Technologies Llc Three-dimensional memory device containing etch-stop structures and self-aligned insulating spacers and method of making the same

Family Cites Families (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19640271C1 (en) 1996-09-30 1998-03-05 Siemens Ag Method of manufacturing an integrated semiconductor memory device
JP2009200443A (en) * 2008-02-25 2009-09-03 Toshiba Corp Nonvolatile semiconductor storage device, and its manufacturing method
JP5253875B2 (en) * 2008-04-28 2013-07-31 株式会社東芝 Nonvolatile semiconductor memory device and manufacturing method thereof
JP2011035237A (en) 2009-08-04 2011-02-17 Toshiba Corp Method of manufacturing semiconductor device, and semiconductor device
JP2011142276A (en) * 2010-01-08 2011-07-21 Toshiba Corp Nonvolatile semiconductor memory device and method of manufacturing the same
KR101624978B1 (en) * 2010-05-18 2016-05-30 삼성전자주식회사 Semiconductor Device and Method of fabricating the same
KR101738103B1 (en) * 2010-09-10 2017-05-22 삼성전자주식회사 Therr dimensional semiconductor memory devices
KR101731060B1 (en) 2010-09-27 2017-04-28 삼성전자주식회사 A vertical type semiconductor device and method of manufacturing the same
KR20120047325A (en) * 2010-11-01 2012-05-11 삼성전자주식회사 Three dimensional semiconductor device and method for manufacturing the same
KR101843580B1 (en) * 2011-08-16 2018-03-30 에스케이하이닉스 주식회사 3d structured non-volatile memory device and method for manufacturing the same
KR20130072522A (en) 2011-12-22 2013-07-02 에스케이하이닉스 주식회사 Three dimension non-volatile memory device and method for manufacturing the same
JP5855483B2 (en) * 2012-02-13 2016-02-09 日産自動車株式会社 Battery pressing device and battery pressing method
KR102027133B1 (en) * 2012-12-13 2019-10-02 에스케이하이닉스 주식회사 Semiconductor device and method of manufacturing the same
KR102046504B1 (en) * 2013-01-17 2019-11-19 삼성전자주식회사 Step shape pad structure and wiring structure in vertical type semiconductor device
GB2515554A (en) * 2013-06-28 2014-12-31 Ibm Maintaining computer system operability
JP2015056434A (en) * 2013-09-10 2015-03-23 株式会社東芝 Semiconductor memory device
KR102122364B1 (en) 2013-11-05 2020-06-12 삼성전자주식회사 Non-volatile memory device and manufacturing method thereof
KR20150057147A (en) 2013-11-18 2015-05-28 삼성전자주식회사 Memory device
KR20150073251A (en) 2013-12-20 2015-07-01 에스케이하이닉스 주식회사 Semiconductor device and method of manufacturing the same
KR20150104817A (en) 2014-03-06 2015-09-16 에스케이하이닉스 주식회사 Semiconductor device and method of manufacturing the same
CN106103196B (en) * 2014-03-25 2018-06-05 林天连布有限公司 Automobile using damper element
KR102094470B1 (en) * 2014-04-08 2020-03-27 삼성전자주식회사 Semiconductor Device and Method of Fabricating the Same
KR20150139255A (en) * 2014-06-03 2015-12-11 에스케이하이닉스 주식회사 Semiconductor device and method of manufacturing the same
KR102307487B1 (en) * 2014-06-23 2021-10-05 삼성전자주식회사 Three-dimensional semiconductor memory device and method of fabricating the same
TWI665328B (en) * 2014-07-02 2019-07-11 美商應用材料股份有限公司 Multi-zone pedestal for plasma processing
KR102234266B1 (en) * 2014-07-23 2021-04-02 삼성전자주식회사 Semiconductor device and method for fabricating the same
KR20160013756A (en) 2014-07-28 2016-02-05 에스케이하이닉스 주식회사 Interconnection structure, semiconductor device and manufaturing method thereof
KR20160013765A (en) * 2014-07-28 2016-02-05 삼성전자주식회사 Semiconductor device
KR20160024592A (en) 2014-08-26 2016-03-07 에스케이하이닉스 주식회사 Nonvolatile memory device and method for manufacturing the same
KR20160071947A (en) 2014-12-12 2016-06-22 에스케이하이닉스 주식회사 Semiconductor device and method of manufacturing the same
KR102421728B1 (en) * 2015-09-10 2022-07-18 삼성전자주식회사 Memory device and method of manufacturing the same
US9831121B2 (en) 2015-09-14 2017-11-28 Toshiba Memory Corporation Semiconductor memory device with contact plugs extending inside contact connection portions
KR102451170B1 (en) * 2015-09-22 2022-10-06 삼성전자주식회사 Three dimensional semiconductor device
US9419013B1 (en) * 2015-10-08 2016-08-16 Samsung Electronics Co., Ltd. Semiconductor device and method of manufacturing the same
US10049744B2 (en) 2016-01-08 2018-08-14 Samsung Electronics Co., Ltd. Three-dimensional (3D) semiconductor memory devices and methods of manufacturing the same
KR102423766B1 (en) * 2017-07-26 2022-07-21 삼성전자주식회사 Three dimensional semiconductor device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11765900B2 (en) 2018-09-21 2023-09-19 Samsung Electronics Co., Ltd. Vertical-type memory device

Also Published As

Publication number Publication date
US10396035B2 (en) 2019-08-27
US20190035733A1 (en) 2019-01-31
CN109309095B (en) 2023-07-25
CN109309095A (en) 2019-02-05
US10615124B2 (en) 2020-04-07
US20190333855A1 (en) 2019-10-31
KR102423766B1 (en) 2022-07-21
KR20190012061A (en) 2019-02-08

Similar Documents

Publication Publication Date Title
SG10201803316YA (en) Three-dimensional semiconductor device
SG10201804464UA (en) Three-dimensional semiconductor memory device and method of fabricating the same
SG10201804182TA (en) Three-dimensional semiconductor device
SG10201900586VA (en) Vertical memory devices and methods of manufacturing the same
SG10201805477YA (en) Semiconductor device
SG10201803941SA (en) Semiconductor Memory Device And Manufacturing The Same
GB2579729A (en) Back-side memory element with local memory select transistor
JP2014131041A5 (en)
WO2020055642A3 (en) Power distribution network for 3d logic and memory
SG10201803464XA (en) Semiconductor memory device and method of manufacturing the same
WO2012166451A3 (en) Conductive structures, systems and devices including conductive structures and related methods
WO2015175558A3 (en) Energy storage device and method of production thereof
WO2016053623A3 (en) Three dimensional memory device having comb-shaped source electrode and methods of making thereof
SG10201900547YA (en) Vertical memory devices and methods of manufacturing the same
JP2012060115A5 (en)
EP4300597A3 (en) Solar cell module
EP2988336A3 (en) Solar cell and method for manufacturing the same
SG10201805010VA (en) Vertical-Type Memory Device
JP2016039365A5 (en)
SG10201803447TA (en) Semiconductor Device
GB201202436D0 (en) Early entry
JP2016527722A5 (en)
EP3240028A3 (en) Contact pad structure and method for fabricating the same
MX2018009299A (en) High-speed data communications connector.
TW201613151A (en) Resistive random access memory and method for manufacturing the same