SE9601346D0 - Förfarande och system för överföring av data mellan processorer - Google Patents

Förfarande och system för överföring av data mellan processorer

Info

Publication number
SE9601346D0
SE9601346D0 SE9601346A SE9601346A SE9601346D0 SE 9601346 D0 SE9601346 D0 SE 9601346D0 SE 9601346 A SE9601346 A SE 9601346A SE 9601346 A SE9601346 A SE 9601346A SE 9601346 D0 SE9601346 D0 SE 9601346D0
Authority
SE
Sweden
Prior art keywords
processors
interruption
time domain
processor
memory area
Prior art date
Application number
SE9601346A
Other languages
English (en)
Other versions
SE515581C2 (sv
SE9601346L (sv
Inventor
Esko Rautanen
Original Assignee
Nokia Telecommunications Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Telecommunications Oy filed Critical Nokia Telecommunications Oy
Publication of SE9601346D0 publication Critical patent/SE9601346D0/sv
Publication of SE9601346L publication Critical patent/SE9601346L/sv
Publication of SE515581C2 publication Critical patent/SE515581C2/sv

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/167—Interprocessor communication using a common memory, e.g. mailbox

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
SE9601346A 1993-10-13 1996-04-10 Förfarande och system för överföring av data mellan processorer SE515581C2 (sv)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI934523A FI94190C (sv) 1993-10-13 1993-10-13 Förfarande och anordning för förflyttning av information mellan processorer
PCT/FI1994/000459 WO1995010811A1 (en) 1993-10-13 1994-10-12 Method and system for transferring data between processors

Publications (3)

Publication Number Publication Date
SE9601346D0 true SE9601346D0 (sv) 1996-04-10
SE9601346L SE9601346L (sv) 1996-04-10
SE515581C2 SE515581C2 (sv) 2001-09-03

Family

ID=8538771

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9601346A SE515581C2 (sv) 1993-10-13 1996-04-10 Förfarande och system för överföring av data mellan processorer

Country Status (6)

Country Link
AU (1) AU7815094A (sv)
DE (2) DE4497671B4 (sv)
FI (1) FI94190C (sv)
GB (1) GB2298064B (sv)
SE (1) SE515581C2 (sv)
WO (1) WO1995010811A1 (sv)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4209839A (en) * 1978-06-16 1980-06-24 International Business Machines Corporation Shared synchronous memory multiprocessing arrangement
JPH02128267A (ja) * 1988-11-09 1990-05-16 Fujitsu Ltd 共有メモリによる通信方式
DE4129809C2 (de) * 1991-01-28 2000-08-17 Bosch Gmbh Robert Mehrrechnersystem

Also Published As

Publication number Publication date
WO1995010811A1 (en) 1995-04-20
FI94190C (sv) 1995-07-25
SE515581C2 (sv) 2001-09-03
SE9601346L (sv) 1996-04-10
DE4497671B4 (de) 2004-02-05
FI94190B (sv) 1995-04-13
GB2298064A (en) 1996-08-21
AU7815094A (en) 1995-05-04
FI934523A0 (sv) 1993-10-13
GB9607540D0 (en) 1996-06-26
DE4497671T1 (de) 1996-11-21
GB2298064B (en) 1998-01-14

Similar Documents

Publication Publication Date Title
ES8303743A1 (es) Sistema de proceso de datos para el proceso en paralelo.
EP0377990A3 (en) Data processing systems
DE68914716D1 (de) Verarbeitungsverfahren für Datensignale.
SE9403533D0 (sv) System och förfarande för behandling av signaldata samt kommunikationssystem omfattande ett signaldatabehandlingssystem
YU47428B (sh) Uredjaj za povećanu raspoloživost operanda u sistemu za obradu podataka
SE9601346L (sv) Förfarande och system för överföring av data mellan processorer
SE9501015D0 (sv) Arrangement and method relating to handling of digital signals and a processing arrangement comprising such
ES8306282A1 (es) Sistema de memoria tampon para unidad de intercambio entre dos unidades funcionales asincronicas, y procedimiento para su utilizacion.
JPS57103547A (en) Bit word access circuit
AU590794B2 (en) Method and circuit arrangement for the transmission of data signals between control devices connected to one another via a loop system
GB1497738A (en) Information transfer
FR2287067A1 (fr) Dispositif de tamponnage d'informations entre un processeur et sa memoire principale
SU1128253A1 (ru) Устройство дл формировани адресов регистровой пам ти
SU1425674A1 (ru) Контролируемое арифметическое устройство
SU1083198A1 (ru) Операционный модуль
SU1383441A1 (ru) Оперативное запоминающее устройство
KR930005840B1 (ko) 프로세서 구별방법
JPS55146550A (en) High speed branch controlling system
JPS6413621A (en) Register selecting circuit
JPS57100698A (en) Error correction system
SU968804A1 (ru) Устройство дл определени экстремальных чисел
SU864334A1 (ru) Устройство дл считывани информации из накопител
SU1182529A1 (ru) Устройство сопряжения процессора с арифметическим расширителем
JPS5697164A (en) Test and set and test and reset system
ATE135832T1 (de) Anordnung zum übertragen von in mehrere teile unterteilten datenwörtern

Legal Events

Date Code Title Description
NUG Patent has lapsed