SE8402897L - Buffertkrets - Google Patents
BuffertkretsInfo
- Publication number
- SE8402897L SE8402897L SE8402897A SE8402897A SE8402897L SE 8402897 L SE8402897 L SE 8402897L SE 8402897 A SE8402897 A SE 8402897A SE 8402897 A SE8402897 A SE 8402897A SE 8402897 L SE8402897 L SE 8402897L
- Authority
- SE
- Sweden
- Prior art keywords
- buffer
- signal
- low
- propagation delay
- transition
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/017545—Coupling arrangements; Impedance matching circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Amplifiers (AREA)
- Dc Digital Transmission (AREA)
- Manipulation Of Pulses (AREA)
- Semiconductor Integrated Circuits (AREA)
- Analogue/Digital Conversion (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/500,419 US4575646A (en) | 1983-06-02 | 1983-06-02 | High-speed buffer arrangement with no delay distortion |
Publications (3)
Publication Number | Publication Date |
---|---|
SE8402897D0 SE8402897D0 (sv) | 1984-05-29 |
SE8402897L true SE8402897L (sv) | 1984-12-03 |
SE453786B SE453786B (sv) | 1988-02-29 |
Family
ID=23989338
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SE8402897A SE453786B (sv) | 1983-06-02 | 1984-05-29 | Buffertkrets |
Country Status (9)
Country | Link |
---|---|
US (1) | US4575646A (sv) |
JP (1) | JPS605627A (sv) |
CA (1) | CA1215137A (sv) |
DE (1) | DE3420239A1 (sv) |
FR (1) | FR2547135B1 (sv) |
GB (1) | GB2141600B (sv) |
IT (1) | IT1176241B (sv) |
NL (1) | NL8401768A (sv) |
SE (1) | SE453786B (sv) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4782253A (en) * | 1984-02-15 | 1988-11-01 | American Telephone & Telegraph Company, At&T Bell Laboratories | High speed MOS circuits |
US4786824A (en) * | 1984-05-24 | 1988-11-22 | Kabushiki Kaisha Toshiba | Input signal level detecting circuit |
JPS61218143A (ja) * | 1985-03-25 | 1986-09-27 | Hitachi Ltd | 半導体集積回路装置 |
JPS6235716A (ja) * | 1985-08-09 | 1987-02-16 | Hitachi Ltd | 半導体集積回路装置 |
KR900001817B1 (ko) * | 1987-08-01 | 1990-03-24 | 삼성전자 주식회사 | 저항 수단을 이용한 씨 모스 티티엘 인푸트 버퍼 |
CA1331214C (en) * | 1989-01-05 | 1994-08-02 | Kun-Ming Lee | Interfacing control circuit with active circuit charge or discharge |
US4940908A (en) * | 1989-04-27 | 1990-07-10 | Advanced Micro Devices, Inc. | Method and apparatus for reducing critical speed path delays |
FR2791370B1 (fr) | 1999-03-22 | 2001-05-25 | Sogreah | Bloc de carapace a surface rugueuse |
NL2003428C2 (nl) * | 2009-09-02 | 2011-03-03 | Cremer Speciaalmachines B V | Vulinrichting. |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1451732A (en) * | 1973-03-19 | 1976-10-06 | Motorola Inc | Signal shaping circuit |
US3925689A (en) * | 1974-09-13 | 1975-12-09 | Gen Instrument Corp | High speed data buffer and amplifier |
JPS5516539A (en) * | 1978-07-20 | 1980-02-05 | Nec Corp | Level shifter circuit |
JPS5522238A (en) * | 1978-07-31 | 1980-02-16 | Fujitsu Ltd | Decoder circuit |
US4318015A (en) * | 1979-06-29 | 1982-03-02 | Rca Corporation | Level shift circuit |
US4314166A (en) * | 1980-02-22 | 1982-02-02 | Rca Corporation | Fast level shift circuits |
DE3072018D1 (en) * | 1980-11-28 | 1987-10-01 | Ibm | System for the distribution of digital signals |
JPS58184817A (ja) * | 1982-02-26 | 1983-10-28 | Yokogawa Hewlett Packard Ltd | 遅延回路 |
-
1983
- 1983-06-02 US US06/500,419 patent/US4575646A/en not_active Expired - Fee Related
-
1984
- 1984-05-23 CA CA000454939A patent/CA1215137A/en not_active Expired
- 1984-05-28 FR FR8408331A patent/FR2547135B1/fr not_active Expired
- 1984-05-29 SE SE8402897A patent/SE453786B/sv not_active IP Right Cessation
- 1984-05-30 GB GB08413786A patent/GB2141600B/en not_active Expired
- 1984-05-30 DE DE19843420239 patent/DE3420239A1/de active Granted
- 1984-06-01 IT IT21227/84A patent/IT1176241B/it active
- 1984-06-01 NL NL8401768A patent/NL8401768A/nl not_active Application Discontinuation
- 1984-06-02 JP JP59112226A patent/JPS605627A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
FR2547135A1 (fr) | 1984-12-07 |
JPS605627A (ja) | 1985-01-12 |
NL8401768A (nl) | 1985-01-02 |
IT8421227A0 (it) | 1984-06-01 |
CA1215137A (en) | 1986-12-09 |
US4575646A (en) | 1986-03-11 |
GB2141600A (en) | 1984-12-19 |
FR2547135B1 (fr) | 1988-02-05 |
SE8402897D0 (sv) | 1984-05-29 |
GB2141600B (en) | 1986-09-17 |
IT1176241B (it) | 1987-08-18 |
DE3420239C2 (sv) | 1992-12-10 |
IT8421227A1 (it) | 1985-12-01 |
GB8413786D0 (en) | 1984-07-04 |
SE453786B (sv) | 1988-02-29 |
DE3420239A1 (de) | 1984-12-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5103114A (en) | Circuit technique for creating predetermined duty cycle | |
US4601007A (en) | Full adder | |
SE8201732L (sv) | Variabel utjemnare | |
TW373368B (en) | Separate set/reset paths for time critical signals | |
KR890009117A (ko) | 한정된 준안정성 타임 동기화기 | |
SE8402897L (sv) | Buffertkrets | |
DE3585593D1 (de) | Digitales filter. | |
JPH0614609B2 (ja) | 論理ゲ−ト・アレイ | |
KR890005996A (ko) | 동기 플립플롭회로 | |
US5250855A (en) | Fast logic circuits | |
JPS55135418A (en) | Comparator circuit | |
JPS5794982A (en) | Memory circuit | |
KR890002768A (ko) | 하나 이상의 입력 비동기 레지스터 | |
JPS57157639A (en) | Semiconductor circuit | |
KR0179927B1 (ko) | 디코더 | |
KR100219052B1 (ko) | 셋업/홀드 시간을 갖는 반도체 장치 | |
JPH0481118A (ja) | 入力回路 | |
JPS55132130A (en) | Tri-state input circuit | |
DE60142969D1 (de) | Schaltung zur erzeugung eines invertierten digitalen signals mit minimaler zeitverzögerung zwischen | |
JPS5917719A (ja) | Cmosフリツプフロツプ回路 | |
JPS60204116A (ja) | 論理回路 | |
KR0141803B1 (ko) | 멀티플렉서-래치 | |
KR900008781A (ko) | 플립플롭회로를 이용한 업-다운 계수기 | |
JPH0139130B2 (sv) | ||
ALKALAY et al. | Performance degradation of a 7400 TTL NAND gate due to sinusoidal interference[Final Technical Report, Jun. 1979- Jun. 1980] |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
NUG | Patent has lapsed |
Ref document number: 8402897-6 Effective date: 19941210 Format of ref document f/p: F |
|
NUG | Patent has lapsed |
Ref document number: 8402897-6 Format of ref document f/p: F |