JPS5794982A - Memory circuit - Google Patents
Memory circuitInfo
- Publication number
- JPS5794982A JPS5794982A JP55170070A JP17007080A JPS5794982A JP S5794982 A JPS5794982 A JP S5794982A JP 55170070 A JP55170070 A JP 55170070A JP 17007080 A JP17007080 A JP 17007080A JP S5794982 A JPS5794982 A JP S5794982A
- Authority
- JP
- Japan
- Prior art keywords
- shot
- signal
- inputted
- gate
- equalization
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Static Random-Access Memory (AREA)
Abstract
PURPOSE:To shorten access time by shortening the time until a one-shot signal reaches an equalization potential level by holding a transistor, used for equalization, at a potential low enough not to turn on. CONSTITUTION:An address input signal ADi is inputted and its complementary signals AD'i and A'Di' are generated by an address buffer circuit AB; and they are inputted to NOR circuits N2 and N1 directly and through delay circuits 21 and 20 respectively, and the outputs of the gates N1 and N2 are supplied to an NOR gate N3 to obtain a one-shot signal Ai'. Similarly, one-shot signals are detected with regard to other addresses AD1-AD12 by setting an OR gate RG, obtaining a signal EQ.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55170070A JPS5794982A (en) | 1980-12-02 | 1980-12-02 | Memory circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55170070A JPS5794982A (en) | 1980-12-02 | 1980-12-02 | Memory circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5794982A true JPS5794982A (en) | 1982-06-12 |
JPS6218990B2 JPS6218990B2 (en) | 1987-04-25 |
Family
ID=15898071
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55170070A Granted JPS5794982A (en) | 1980-12-02 | 1980-12-02 | Memory circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5794982A (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59110091A (en) * | 1982-12-14 | 1984-06-25 | Nec Corp | Output circuit |
JPS59154692A (en) * | 1983-02-23 | 1984-09-03 | Toshiba Corp | Semiconductor storage device |
JPS61113186A (en) * | 1984-07-09 | 1986-05-31 | テキサス インスツルメンツ インコ−ポレイテツド | Transition detecting circuit |
EP0233198A1 (en) * | 1985-08-16 | 1987-08-26 | Motorola Inc | Summation of address transition signals. |
JPS63173296A (en) * | 1987-01-12 | 1988-07-16 | Sony Corp | Pull up circuit for memory device |
JPH02177196A (en) * | 1988-12-28 | 1990-07-10 | Toshiba Corp | Static semiconductor memory |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6758534B1 (en) | 2019-11-27 | 2020-09-23 | 三菱電機株式会社 | Reflector antenna device |
-
1980
- 1980-12-02 JP JP55170070A patent/JPS5794982A/en active Granted
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59110091A (en) * | 1982-12-14 | 1984-06-25 | Nec Corp | Output circuit |
JPS59154692A (en) * | 1983-02-23 | 1984-09-03 | Toshiba Corp | Semiconductor storage device |
JPS61113186A (en) * | 1984-07-09 | 1986-05-31 | テキサス インスツルメンツ インコ−ポレイテツド | Transition detecting circuit |
EP0233198A1 (en) * | 1985-08-16 | 1987-08-26 | Motorola Inc | Summation of address transition signals. |
JPS63173296A (en) * | 1987-01-12 | 1988-07-16 | Sony Corp | Pull up circuit for memory device |
JPH02177196A (en) * | 1988-12-28 | 1990-07-10 | Toshiba Corp | Static semiconductor memory |
Also Published As
Publication number | Publication date |
---|---|
JPS6218990B2 (en) | 1987-04-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57127989A (en) | Mos static type ram | |
ATE161999T1 (en) | METHOD FOR DATA TRANSMISSION FOR A SEMICONDUCTOR MEMORY AND SEMICONDUCTOR MEMORY FOR IMPLEMENTING THE METHOD | |
EP0129661A3 (en) | Bootstrap driver circuits for a mos memory | |
KR850008563A (en) | Semiconductor memory device | |
JPS5794982A (en) | Memory circuit | |
EP0111262A3 (en) | Output multiplexer having one gate delay | |
JPS5619587A (en) | Memory circuit | |
JPS56165983A (en) | Semiconductor storage device | |
JPS56114196A (en) | Ram circuit | |
DE69522663T2 (en) | BYPASS CONTROL FOR SCAN TEST WITH AUTOMATIC RESET | |
ATE38291T1 (en) | INTEGRATED, BUS-ORIENTED TRANSMISSION SYSTEM. | |
JPS5381021A (en) | Address input circuit | |
GB2075781A (en) | Sample and hold circuit with offset cancellation | |
JPS5736498A (en) | Multisplit longitudinal type rom | |
JPS57164493A (en) | Read-only memory integrated circuit | |
JPS56168267A (en) | Logical device | |
JPS5235535A (en) | Semiconductor memory | |
JPS55142486A (en) | Ccd memory | |
JPS5589985A (en) | Semiconductor memory unit | |
JPS57106229A (en) | Cmos multiinput storage circuit | |
SU1015436A1 (en) | Output amplifier | |
JPS5543636A (en) | Digital device | |
JPS55103620A (en) | Preference circuit | |
SU1465911A1 (en) | Memory device | |
JPS5436136A (en) | Address buffer circuit |