SE503589C2 - Förfarande och anordning för övervakning av ett minne - Google Patents

Förfarande och anordning för övervakning av ett minne

Info

Publication number
SE503589C2
SE503589C2 SE9400435A SE9400435A SE503589C2 SE 503589 C2 SE503589 C2 SE 503589C2 SE 9400435 A SE9400435 A SE 9400435A SE 9400435 A SE9400435 A SE 9400435A SE 503589 C2 SE503589 C2 SE 503589C2
Authority
SE
Sweden
Prior art keywords
address
information
bit set
bit
checksum
Prior art date
Application number
SE9400435A
Other languages
English (en)
Swedish (sv)
Other versions
SE9400435D0 (sv
SE9400435L (sv
Inventor
Leif Mikael Larsson
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Priority to SE9400435A priority Critical patent/SE503589C2/sv
Publication of SE9400435D0 publication Critical patent/SE9400435D0/xx
Priority to KR1019960704358A priority patent/KR100306196B1/ko
Priority to JP7521147A priority patent/JP2989668B2/ja
Priority to AU18266/95A priority patent/AU677510B2/en
Priority to BR9506745A priority patent/BR9506745A/pt
Priority to MX9601051A priority patent/MX9601051A/es
Priority to CN95191559A priority patent/CN1140496A/zh
Priority to DE69527280T priority patent/DE69527280D1/de
Priority to EP95910026A priority patent/EP0744052B1/en
Priority to PCT/SE1995/000103 priority patent/WO1995022109A1/en
Priority to US08/385,176 priority patent/US5644708A/en
Priority to TW084105195A priority patent/TW299537B/zh
Publication of SE9400435L publication Critical patent/SE9400435L/xx
Publication of SE503589C2 publication Critical patent/SE503589C2/sv
Priority to NO963297A priority patent/NO963297L/no
Priority to FI963119A priority patent/FI963119A0/fi
Priority to US08/829,507 priority patent/US5996093A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding in a switch fabric
    • H04L49/253—Routing or path finding in a switch fabric using establishment or release of connections between ports
    • H04L49/254—Centralised controller, i.e. arbitration or scheduling
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
    • G06F11/1016—Error in accessing a memory location, i.e. addressing error
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Packet switching elements characterised by the switching fabric construction
    • H04L49/104—Asynchronous transfer mode [ATM] switching fabrics
    • H04L49/105—ATM switching elements
    • H04L49/108—ATM switching elements using shared central buffer
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3081—ATM peripheral units, e.g. policing, insertion or extraction
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/55—Prevention, detection or correction of errors
    • H04L49/555—Error detection
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0478—Provisions for broadband connections
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/5647—Cell loss
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
    • H04L2012/5681—Buffer or queue management
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Packet switching elements characterised by the switching fabric construction
    • H04L49/103—Packet switching elements characterised by the switching fabric construction using a shared central buffer; using a shared memory
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3009—Header conversion, routing tables or routing tags

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Detection And Correction Of Errors (AREA)
  • Read Only Memory (AREA)
SE9400435A 1994-02-10 1994-02-10 Förfarande och anordning för övervakning av ett minne SE503589C2 (sv)

Priority Applications (15)

Application Number Priority Date Filing Date Title
SE9400435A SE503589C2 (sv) 1994-02-10 1994-02-10 Förfarande och anordning för övervakning av ett minne
PCT/SE1995/000103 WO1995022109A1 (en) 1994-02-10 1995-02-02 Method and device to control a memory
CN95191559A CN1140496A (zh) 1994-02-10 1995-02-02 控制存储器的方法和设备
EP95910026A EP0744052B1 (en) 1994-02-10 1995-02-02 Device to control a memory
AU18266/95A AU677510B2 (en) 1994-02-10 1995-02-02 Method and device to control a memory
BR9506745A BR9506745A (pt) 1994-02-10 1995-02-02 Processo para determinar e dispositivo para assegurar que informação digital armazenada numa memória seja corretamente legível
MX9601051A MX9601051A (es) 1994-02-10 1995-02-02 Metodo y dispositivo para controlar una memoria.
KR1019960704358A KR100306196B1 (ko) 1994-02-10 1995-02-02 메모리를제어하는방법및장치
DE69527280T DE69527280D1 (de) 1994-02-10 1995-02-02 Speichersteuerungsvorrichtung
JP7521147A JP2989668B2 (ja) 1994-02-10 1995-02-02 メモリを制御するための方法および装置
US08/385,176 US5644708A (en) 1994-02-10 1995-02-07 Method and device to control a memory
TW084105195A TW299537B (enExample) 1994-02-10 1995-05-23
NO963297A NO963297L (no) 1994-02-10 1996-08-07 Fremgangsmåte og anordning for styring av lager
FI963119A FI963119A0 (fi) 1994-02-10 1996-08-08 Menetelmä ja laite muistin ohjaamiseksi
US08/829,507 US5996093A (en) 1994-02-10 1997-03-28 Method and device to control a memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9400435A SE503589C2 (sv) 1994-02-10 1994-02-10 Förfarande och anordning för övervakning av ett minne

Publications (3)

Publication Number Publication Date
SE9400435D0 SE9400435D0 (sv) 1994-02-10
SE9400435L SE9400435L (sv) 1995-08-11
SE503589C2 true SE503589C2 (sv) 1996-07-15

Family

ID=20392871

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9400435A SE503589C2 (sv) 1994-02-10 1994-02-10 Förfarande och anordning för övervakning av ett minne

Country Status (14)

Country Link
US (2) US5644708A (enExample)
EP (1) EP0744052B1 (enExample)
JP (1) JP2989668B2 (enExample)
KR (1) KR100306196B1 (enExample)
CN (1) CN1140496A (enExample)
AU (1) AU677510B2 (enExample)
BR (1) BR9506745A (enExample)
DE (1) DE69527280D1 (enExample)
FI (1) FI963119A0 (enExample)
MX (1) MX9601051A (enExample)
NO (1) NO963297L (enExample)
SE (1) SE503589C2 (enExample)
TW (1) TW299537B (enExample)
WO (1) WO1995022109A1 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6374376B1 (en) * 1998-09-03 2002-04-16 Micron Technology, Inc. Circuit, system and method for arranging data output by semiconductor testers to packet-based devices under test
JP2002288041A (ja) * 2001-03-23 2002-10-04 Sony Corp 情報処理装置および方法、プログラム格納媒体、並びにプログラム

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3914741A (en) * 1973-11-01 1975-10-21 Bell Telephone Labor Inc Fault detection arrangement for digital transmission system
US4020459A (en) * 1975-10-28 1977-04-26 Bell Telephone Laboratories, Incorporated Parity generation and bus matching arrangement for synchronized duplicated data processing units
US4019033A (en) * 1975-12-29 1977-04-19 Honeywell Information Systems, Inc. Control store checking system and method
MX4130E (es) * 1977-05-20 1982-01-04 Amdahl Corp Mejoras en sistema de procesamiento de datos y escrutinio de informacion utilizando sumas de comprobacion
US4271521A (en) * 1979-07-09 1981-06-02 The Anaconda Company Address parity check system
US4692893A (en) * 1984-12-24 1987-09-08 International Business Machines Corp. Buffer system using parity checking of address counter bit for detection of read/write failures
NL8600217A (nl) * 1986-01-30 1987-08-17 Philips Nv Dataverwerkende inrichting bevattende een geheugeninrichting voorzien van een coincidentieschakeling die in een foutherkennings- en een coincidentiemode schakelbaar is.
US4809278A (en) * 1986-04-21 1989-02-28 Unisys Corporation Specialized parity detection system for wide memory structure
EP0463210B1 (en) * 1990-06-27 1995-05-31 International Business Machines Corporation Method and apparatus for checking the address and contents of a memory array
JPH04141900A (ja) * 1990-10-01 1992-05-15 Nec Ic Microcomput Syst Ltd 半導体集積回路
US5392302A (en) * 1991-03-13 1995-02-21 Quantum Corp. Address error detection technique for increasing the reliability of a storage subsystem
DE69124743T2 (de) * 1991-11-29 1997-08-14 Ibm Vorrichtung zur Speicherung und Durchschaltung und Verfahren zur Datensicherung während der Speicherung
SE470002B (sv) * 1992-03-13 1993-10-18 Ellemtel Utvecklings Ab Förfarande för att förhindra att det på någon av ett antal kanaler på en gemensam överföringsledning sänds datapaket med högre intensitet än ett för kanalen förutbestämt värde samt anordning för utövande av sättet
US5537425A (en) * 1992-09-29 1996-07-16 International Business Machines Corporation Parity-based error detection in a memory controller
SE470544B (sv) * 1992-11-24 1994-07-25 Ellemtel Utvecklings Ab För en bitfelsövervakning i en väljarutrustning avsedd anordning
US5477553A (en) * 1994-07-22 1995-12-19 Professional Computer Systems, Inc. Compressed memory address parity checking apparatus and method

Also Published As

Publication number Publication date
AU1826695A (en) 1995-08-29
EP0744052A1 (en) 1996-11-27
AU677510B2 (en) 1997-04-24
JPH09500471A (ja) 1997-01-14
US5996093A (en) 1999-11-30
SE9400435D0 (sv) 1994-02-10
NO963297L (no) 1996-10-08
DE69527280D1 (de) 2002-08-08
NO963297D0 (no) 1996-08-07
JP2989668B2 (ja) 1999-12-13
EP0744052B1 (en) 2002-07-03
KR970701390A (ko) 1997-03-17
MX9601051A (es) 1997-06-28
TW299537B (enExample) 1997-03-01
FI963119A7 (fi) 1996-08-08
BR9506745A (pt) 1997-09-16
SE9400435L (sv) 1995-08-11
US5644708A (en) 1997-07-01
WO1995022109A1 (en) 1995-08-17
CN1140496A (zh) 1997-01-15
KR100306196B1 (ko) 2001-11-30
FI963119A0 (fi) 1996-08-08

Similar Documents

Publication Publication Date Title
EP0335848B1 (en) Packet data switch for transferring data packets from one or a plurality of incoming data links to one or a plurality of outgoing data links
US5347270A (en) Method of testing switches and switching circuit
US6229789B1 (en) Congestion avoidance in an ATM switch
JPH10224377A (ja) デジタル信号の双方向伝送のための経路指定スイッチ
JPH10215261A (ja) デジタル信号の双方向伝送のための経路指定スイッチ
EP0498408A1 (en) ATM exchange system with management cells
CA1317659C (en) Process for the establishment of virtual connections passing through switching matrices of a multi-stage switching system
JPH04229749A (ja) メッセージパケットの経路選択方法および回路装置
SE515274C2 (sv) Paketväljare för telekommunikationsanläggning
EP0683949B1 (en) A method for handling redundant switching planes in packet switches and a switch for carrying out the method
US5153920A (en) Method and circuit arrangement for the acceptance and forwarding of message cells transmitted according to an asynchronous transfer mode by an asynchronous transfer mode switching equipment
US6101184A (en) Data switching method and data switching apparatus for efficiently handling scan data in information communication network
SE470544B (sv) För en bitfelsövervakning i en väljarutrustning avsedd anordning
US8154994B2 (en) Header conversion technique
SE503589C2 (sv) Förfarande och anordning för övervakning av ett minne
US6463036B2 (en) ATM communication apparatus and method of controlling congestion in a communication network using the ATM communication apparatus
AU682767B2 (en) Method and device to control a memory
SE515275C2 (sv) Paketdatanät
JP2824483B2 (ja) Ａｔｍ交換機におけるスイッチ診断方式
AU661897B2 (en) Broad band digital exchange
JPH1174892A (ja) セル交換機
JPH0828706B2 (ja) パケット交換システム
JPH0936894A (ja) Ａｔｍセル接続網
JPH09181724A (ja) 情報転送方法
JPH10271164A (ja) マルチキャスト方法および装置

Legal Events

Date Code Title Description
NUG Patent has lapsed