MX9601051A - Metodo y dispositivo para controlar una memoria. - Google Patents

Metodo y dispositivo para controlar una memoria.

Info

Publication number
MX9601051A
MX9601051A MX9601051A MX9601051A MX9601051A MX 9601051 A MX9601051 A MX 9601051A MX 9601051 A MX9601051 A MX 9601051A MX 9601051 A MX9601051 A MX 9601051A MX 9601051 A MX9601051 A MX 9601051A
Authority
MX
Mexico
Prior art keywords
bits
bit set
bit
digital information
memory
Prior art date
Application number
MX9601051A
Other languages
English (en)
Spanish (es)
Inventor
Leif Mikael Larsson
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Publication of MX9601051A publication Critical patent/MX9601051A/es

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding in a switch fabric
    • H04L49/253—Routing or path finding in a switch fabric using establishment or release of connections between ports
    • H04L49/254—Centralised controller, i.e. arbitration or scheduling
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
    • G06F11/1016—Error in accessing a memory location, i.e. addressing error
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Packet switching elements characterised by the switching fabric construction
    • H04L49/104—Asynchronous transfer mode [ATM] switching fabrics
    • H04L49/105—ATM switching elements
    • H04L49/108—ATM switching elements using shared central buffer
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3081—ATM peripheral units, e.g. policing, insertion or extraction
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/55—Prevention, detection or correction of errors
    • H04L49/555—Error detection
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0478—Provisions for broadband connections
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/5647—Cell loss
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
    • H04L2012/5681—Buffer or queue management
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Packet switching elements characterised by the switching fabric construction
    • H04L49/103—Packet switching elements characterised by the switching fabric construction using a shared central buffer; using a shared memory
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3009—Header conversion, routing tables or routing tags

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Detection And Correction Of Errors (AREA)
  • Read Only Memory (AREA)
MX9601051A 1994-02-10 1995-02-02 Metodo y dispositivo para controlar una memoria. MX9601051A (es)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SE9400435A SE503589C2 (sv) 1994-02-10 1994-02-10 Förfarande och anordning för övervakning av ett minne
PCT/SE1995/000103 WO1995022109A1 (en) 1994-02-10 1995-02-02 Method and device to control a memory

Publications (1)

Publication Number Publication Date
MX9601051A true MX9601051A (es) 1997-06-28

Family

ID=20392871

Family Applications (1)

Application Number Title Priority Date Filing Date
MX9601051A MX9601051A (es) 1994-02-10 1995-02-02 Metodo y dispositivo para controlar una memoria.

Country Status (14)

Country Link
US (2) US5644708A (enExample)
EP (1) EP0744052B1 (enExample)
JP (1) JP2989668B2 (enExample)
KR (1) KR100306196B1 (enExample)
CN (1) CN1140496A (enExample)
AU (1) AU677510B2 (enExample)
BR (1) BR9506745A (enExample)
DE (1) DE69527280D1 (enExample)
FI (1) FI963119A0 (enExample)
MX (1) MX9601051A (enExample)
NO (1) NO963297L (enExample)
SE (1) SE503589C2 (enExample)
TW (1) TW299537B (enExample)
WO (1) WO1995022109A1 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6374376B1 (en) * 1998-09-03 2002-04-16 Micron Technology, Inc. Circuit, system and method for arranging data output by semiconductor testers to packet-based devices under test
JP2002288041A (ja) * 2001-03-23 2002-10-04 Sony Corp 情報処理装置および方法、プログラム格納媒体、並びにプログラム

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3914741A (en) * 1973-11-01 1975-10-21 Bell Telephone Labor Inc Fault detection arrangement for digital transmission system
US4020459A (en) * 1975-10-28 1977-04-26 Bell Telephone Laboratories, Incorporated Parity generation and bus matching arrangement for synchronized duplicated data processing units
US4019033A (en) * 1975-12-29 1977-04-19 Honeywell Information Systems, Inc. Control store checking system and method
MX4130E (es) * 1977-05-20 1982-01-04 Amdahl Corp Mejoras en sistema de procesamiento de datos y escrutinio de informacion utilizando sumas de comprobacion
US4271521A (en) * 1979-07-09 1981-06-02 The Anaconda Company Address parity check system
US4692893A (en) * 1984-12-24 1987-09-08 International Business Machines Corp. Buffer system using parity checking of address counter bit for detection of read/write failures
NL8600217A (nl) * 1986-01-30 1987-08-17 Philips Nv Dataverwerkende inrichting bevattende een geheugeninrichting voorzien van een coincidentieschakeling die in een foutherkennings- en een coincidentiemode schakelbaar is.
US4809278A (en) * 1986-04-21 1989-02-28 Unisys Corporation Specialized parity detection system for wide memory structure
EP0463210B1 (en) * 1990-06-27 1995-05-31 International Business Machines Corporation Method and apparatus for checking the address and contents of a memory array
JPH04141900A (ja) * 1990-10-01 1992-05-15 Nec Ic Microcomput Syst Ltd 半導体集積回路
US5392302A (en) * 1991-03-13 1995-02-21 Quantum Corp. Address error detection technique for increasing the reliability of a storage subsystem
DE69124743T2 (de) * 1991-11-29 1997-08-14 Ibm Vorrichtung zur Speicherung und Durchschaltung und Verfahren zur Datensicherung während der Speicherung
SE470002B (sv) * 1992-03-13 1993-10-18 Ellemtel Utvecklings Ab Förfarande för att förhindra att det på någon av ett antal kanaler på en gemensam överföringsledning sänds datapaket med högre intensitet än ett för kanalen förutbestämt värde samt anordning för utövande av sättet
US5537425A (en) * 1992-09-29 1996-07-16 International Business Machines Corporation Parity-based error detection in a memory controller
SE470544B (sv) * 1992-11-24 1994-07-25 Ellemtel Utvecklings Ab För en bitfelsövervakning i en väljarutrustning avsedd anordning
US5477553A (en) * 1994-07-22 1995-12-19 Professional Computer Systems, Inc. Compressed memory address parity checking apparatus and method

Also Published As

Publication number Publication date
AU1826695A (en) 1995-08-29
EP0744052A1 (en) 1996-11-27
AU677510B2 (en) 1997-04-24
JPH09500471A (ja) 1997-01-14
US5996093A (en) 1999-11-30
SE9400435D0 (sv) 1994-02-10
NO963297L (no) 1996-10-08
DE69527280D1 (de) 2002-08-08
NO963297D0 (no) 1996-08-07
JP2989668B2 (ja) 1999-12-13
EP0744052B1 (en) 2002-07-03
KR970701390A (ko) 1997-03-17
TW299537B (enExample) 1997-03-01
FI963119A7 (fi) 1996-08-08
BR9506745A (pt) 1997-09-16
SE503589C2 (sv) 1996-07-15
SE9400435L (sv) 1995-08-11
US5644708A (en) 1997-07-01
WO1995022109A1 (en) 1995-08-17
CN1140496A (zh) 1997-01-15
KR100306196B1 (ko) 2001-11-30
FI963119A0 (fi) 1996-08-08

Similar Documents

Publication Publication Date Title
DE69612752D1 (de) Speicheranordnung
TW200609946A (en) Flash memory device and method of erasing flash memory cell thereof
TW366495B (en) Multiple writes per a single erase for a nonvolatile memory
EP0180821A3 (en) A method of detecting addressing errors in a catalogued memory, and catalogued memory using same
ES2161046T3 (es) Dispositivo y metodo para la determinacion de no en aire exhalado.
TW200712879A (en) Method for permanently preventing modification of a partition of a memory device and method for permanently preventing modification of a file stored in a memory device
TW355843B (en) Semiconductor memory device
WO2003010671A1 (en) Non-volatile memory and non-volatile memory data rewriting method
GB2406196A (en) Efficient read, write method for pipeline memory
AU2003268530A1 (en) Method and apparatus for grouping pages within a block
KR970072488A (ko) 기억 시스템
ATE178724T1 (de) Parallelverarbeitungsredundanzs-vorrichtung und - verfahren für schnellere zugriffszeit und kleinere matrizeoberfläche
EP1215678A3 (en) Semiconductor memory, and memory access method
TW375706B (en) Programmable memory access
TW331639B (en) Non-volatile semiconductor memory device
KR850003602A (ko) 데이터 프로세싱 시스템 및 수록방법
JPS5755454A (en) Failure recovery system
EP0869509A3 (en) Nonvolatile semiconductor storage
MX9601051A (es) Metodo y dispositivo para controlar una memoria.
WO2002095592A3 (en) Method and apparatus to provide real-time access to flash memory features
ES2182965T3 (es) Sistema para almacenar y reproducir informacion.
MX9802298A (es) Multiples escrituras por un solo borrado para una memoria no volatil.
GB0229035D0 (en) Non-volatile memory based storage system capable of directly overwriting without using redundancy and its writing method
SG129246A1 (en) Method and apparatus for rewriting program executed in disk drive
JPS6045994A (ja) Ｐｒｏｍによる情報記憶方法