SE0100413D0 - Flerskikts integrerat substrat och ett tillverkningsförfarande för ett flerskikts keramiskt element - Google Patents

Flerskikts integrerat substrat och ett tillverkningsförfarande för ett flerskikts keramiskt element

Info

Publication number
SE0100413D0
SE0100413D0 SE0100413A SE0100413A SE0100413D0 SE 0100413 D0 SE0100413 D0 SE 0100413D0 SE 0100413 A SE0100413 A SE 0100413A SE 0100413 A SE0100413 A SE 0100413A SE 0100413 D0 SE0100413 D0 SE 0100413D0
Authority
SE
Sweden
Prior art keywords
multilayer
integrated substrate
manufacturing process
ceramic element
multilayer integrated
Prior art date
Application number
SE0100413A
Other languages
English (en)
Other versions
SE524327C2 (sv
SE0100413L (sv
Inventor
Kazuhiro Iida
Norio Sakai
Original Assignee
Murata Manufacturing Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Murata Manufacturing Co filed Critical Murata Manufacturing Co
Publication of SE0100413D0 publication Critical patent/SE0100413D0/sv
Publication of SE0100413L publication Critical patent/SE0100413L/sv
Publication of SE524327C2 publication Critical patent/SE524327C2/sv

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/585—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries comprising conductive layers or plates or strips or rods or rings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4803—Insulating or insulated parts, e.g. mountings, containers, diamond heatsinks
    • H01L21/481—Insulating layers on insulating parts, with or without metallisation
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0011—Working of insulating substrates or insulating layers
    • H05K3/0044—Mechanical working of the substrate, e.g. drilling or punching
    • H05K3/0052—Depaneling, i.e. dividing a panel into circuit boards; Working of the edges of circuit boards
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09009—Substrate related
    • H05K2201/09036—Recesses or grooves in insulating substrate
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09009—Substrate related
    • H05K2201/0909—Preformed cutting or breaking line
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09781—Dummy conductors, i.e. not used for normal transport of current; Dummy electrodes of components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/30—Details of processes not otherwise provided for in H05K2203/01 - H05K2203/17
    • H05K2203/302—Bending a rigid substrate; Breaking rigid substrates by bending
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49126—Assembling bases
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49163—Manufacturing circuit on or in base with sintering of base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49789—Obtaining plural product pieces from unitary workpiece
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49789—Obtaining plural product pieces from unitary workpiece
    • Y10T29/4979—Breaking through weakened portion

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Structure Of Printed Boards (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Ceramic Capacitors (AREA)
  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
SE0100413A 2000-03-03 2001-02-09 Anordning och förfarande för att tillverka integrerade keramiska flerskiktssubstrat med brytspår och sprickförebyggande organ innefattande ledare SE524327C2 (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000058600A JP3700524B2 (ja) 2000-03-03 2000-03-03 多層集合基板および多層セラミック部品の製造方法

Publications (3)

Publication Number Publication Date
SE0100413D0 true SE0100413D0 (sv) 2001-02-09
SE0100413L SE0100413L (sv) 2001-09-04
SE524327C2 SE524327C2 (sv) 2004-07-27

Family

ID=18579175

Family Applications (1)

Application Number Title Priority Date Filing Date
SE0100413A SE524327C2 (sv) 2000-03-03 2001-02-09 Anordning och förfarande för att tillverka integrerade keramiska flerskiktssubstrat med brytspår och sprickförebyggande organ innefattande ledare

Country Status (5)

Country Link
US (2) US6621010B2 (sv)
JP (1) JP3700524B2 (sv)
CN (1) CN1165209C (sv)
FI (1) FI118623B (sv)
SE (1) SE524327C2 (sv)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IL151164A0 (en) * 2000-03-06 2003-04-10 Acadia Pharm Inc Azacyclic compounds for use in the treatment of serotonin related diseases
JP2003110238A (ja) * 2001-09-28 2003-04-11 Murata Mfg Co Ltd ガラスセラミック多層基板の製造方法
JP4792726B2 (ja) * 2003-10-30 2011-10-12 日亜化学工業株式会社 半導体素子用支持体の製造方法
US7446827B2 (en) * 2004-10-15 2008-11-04 3M Innovative Properties Company Direct-lit liquid crystal displays with laminated diffuser plates
CN100455162C (zh) * 2004-11-05 2009-01-21 日月光半导体制造股份有限公司 电路板的制造方法
JP2007324277A (ja) * 2006-05-31 2007-12-13 Sumitomo Metal Electronics Devices Inc セラミック回路基板集合体
WO2008066133A1 (en) * 2006-11-30 2008-06-05 Tokuyama Corporation Method for manufacturing metallized ceramic substrate chip
JP5169086B2 (ja) * 2007-09-10 2013-03-27 山一電機株式会社 プローブコンタクトの製造方法
TWI458400B (zh) * 2008-10-31 2014-10-21 Taiyo Yuden Kk Printed circuit board and manufacturing method thereof
JP5567445B2 (ja) * 2010-10-08 2014-08-06 スタンレー電気株式会社 セラミック多層配線基板の製造方法
JP2013207065A (ja) * 2012-03-28 2013-10-07 Denso Corp セラミック基板の製造方法
EP3217428B1 (de) * 2016-03-07 2022-09-07 Infineon Technologies AG Mehrfachsubstrat sowie verfahren zu dessen herstellung

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS569008B2 (sv) 1973-06-25 1981-02-26
JPS60172357A (ja) 1984-02-18 1985-09-05 大西　久俊 ベストサンド
JPS61229389A (ja) * 1985-04-03 1986-10-13 イビデン株式会社 セラミツク配線板およびその製造方法
US5045141A (en) * 1988-07-01 1991-09-03 Amoco Corporation Method of making solderable printed circuits formed without plating
US5128737A (en) * 1990-03-02 1992-07-07 Silicon Dynamics, Inc. Semiconductor integrated circuit fabrication yield improvements
JPH09117910A (ja) 1995-10-25 1997-05-06 Murata Mfg Co Ltd 電子部品用基板の製造方法
US5994762A (en) * 1996-07-26 1999-11-30 Hitachi, Ltd. Semiconductor integrated circuit device including boron-doped phospho silicate glass layer and manufacturing method thereof
JPH1131881A (ja) 1997-07-11 1999-02-02 Sumitomo Kinzoku Electro Device:Kk セラミック多層基板
US6235612B1 (en) * 1998-06-10 2001-05-22 Texas Instruments Incorporated Edge bond pads on integrated circuits

Also Published As

Publication number Publication date
US7162794B2 (en) 2007-01-16
US20010018983A1 (en) 2001-09-06
FI118623B (sv) 2008-01-15
FI20010401A0 (sv) 2001-02-28
SE524327C2 (sv) 2004-07-27
CN1165209C (zh) 2004-09-01
US20030167629A1 (en) 2003-09-11
SE0100413L (sv) 2001-09-04
CN1322105A (zh) 2001-11-14
JP2001251024A (ja) 2001-09-14
US6621010B2 (en) 2003-09-16
JP3700524B2 (ja) 2005-09-28
FI20010401A (sv) 2001-09-04

Similar Documents

Publication Publication Date Title
SE0100413D0 (sv) Flerskikts integrerat substrat och ett tillverkningsförfarande för ett flerskikts keramiskt element
EP2023701A4 (en) METHOD FOR PRODUCING A CERAMIC, MULTILAYER SUBSTRATE
FI20020190A (sv) Förfarande för insättning av en komponent i ett basmaterial och förbildning av en kontakt
SG144928A1 (en) Method of forming a scribe line on a passive electronic component substrate
ATE537558T1 (de) Bearbeiten von substraten, insbesondere von halbleitersubstraten
ATE298656T1 (de) Zusammengesetztes formwerkzeug und oberflächlich strukturierte artikel mit geometrischen strukturen mit zusammengesetzten flächen und ihre herstellungsverfahren
SE0301134L (sv) Keramiskt flerskiktssubstrat och förfarande för tillverkning av detsamma
TW200510576A (en) Metallization of ceramics
ATE292217T1 (de) Hf-reduzierende dachbegrünung
SE0301133L (sv) Keramiskt flerskiktssubstrat och förfarande för tillverkning av detsamma
DE60236474D1 (de) Oberflächenemittierender Laser mit vertikalem Resonator und mit einer Abstandsschicht zur effizienten Diffusion von Löchern zwischen der p-Elektrode und der aktiven Schicht und dessen Herstellungsverfahren
TW200721372A (en) Method for forming narrow structures in a semiconductor device
NO20053835D0 (no) Hoyimpedanssubstrat.
SE0000097L (sv) Kretsmönsterkort och metod för tillverkning av kretsmönsterkort med tunt kopparskikt
ITTV20040118A1 (it) Apparecchiatura per la distribuzione in strato sottile di un impasto a base di materiale lapideo o ceramico agglomerato.
NO20026107L (no) Fremgangsmåte for dannelse av en sjiktstruktur på et substrat
ITRM20010390A0 (it) Perfezionato procedimento per la produzione di lastre in conglomeratodi marmo.
BR9905596B1 (pt) processo para produção de material cerámico a partir de rejeito da indústria de mármore e granito.
IT1305484B1 (it) Procedimento per la produzione di manufatti ceramici, in particolarepiastrelle, con effetti anticati
SE9803670L (sv) Förfarande vid framställning av kretskort
FI20000125A (sv) Förfarande för framställning av en optoelektronisk komponent och optoelektronisk komponent
BR0002965B1 (pt) processo de sinterizaÇço para a produÇço de supercondutores cerÂmicos atravÉs da tÉcnica pà-em-tubo.
SE0004078L (sv) Metod och anordning för att förse ett substrat med kaviteter
ITRM20010676A0 (it) Macchina da taglio perfezionata per blocchi di materiale petroso comemarmo o simili, con circuito di taglio di filo diamantato.
ITTO20010916A0 (it) Piastrella decorativa per interni e relativo metodo di produzione.

Legal Events

Date Code Title Description
NUG Patent has lapsed