SE0003345L - Sätt vid våtetsning av ett substrat - Google Patents

Sätt vid våtetsning av ett substrat

Info

Publication number
SE0003345L
SE0003345L SE0003345A SE0003345A SE0003345L SE 0003345 L SE0003345 L SE 0003345L SE 0003345 A SE0003345 A SE 0003345A SE 0003345 A SE0003345 A SE 0003345A SE 0003345 L SE0003345 L SE 0003345L
Authority
SE
Sweden
Prior art keywords
substrate
etchant
component
pattern
etch
Prior art date
Application number
SE0003345A
Other languages
English (en)
Other versions
SE517275C2 (sv
SE0003345D0 (sv
Inventor
Bjarni Bjarnason
Per Petersson
Original Assignee
Obducat Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Obducat Ab filed Critical Obducat Ab
Priority to SE0003345A priority Critical patent/SE517275C2/sv
Publication of SE0003345D0 publication Critical patent/SE0003345D0/sv
Priority to JP2002529567A priority patent/JP4766823B2/ja
Priority to AU2001290424A priority patent/AU2001290424A1/en
Priority to US09/956,082 priority patent/US6905628B2/en
Priority to CN 01817645 priority patent/CN1243849C/zh
Priority to PCT/SE2001/002012 priority patent/WO2002024977A1/en
Publication of SE0003345L publication Critical patent/SE0003345L/sv
Publication of SE517275C2 publication Critical patent/SE517275C2/sv

Links

Classifications

    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23F—NON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL; MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLIC MATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASS C23 AND AT LEAST ONE PROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25
    • C23F1/00—Etching metallic material by chemical means
    • C23F1/02—Local etching
    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25F—PROCESSES FOR THE ELECTROLYTIC REMOVAL OF MATERIALS FROM OBJECTS; APPARATUS THEREFOR
    • C25F3/00—Electrolytic etching or polishing
    • C25F3/02—Etching
    • C25F3/14—Etching locally
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • H05K3/067—Etchants
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • H05K3/07—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process being removed electrolytically

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Materials Engineering (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Electrochemistry (AREA)
  • General Chemical & Material Sciences (AREA)
  • Mechanical Engineering (AREA)
  • ing And Chemical Polishing (AREA)
  • Weting (AREA)
SE0003345A 2000-09-20 2000-09-20 Sätt vid våtetsning av ett substrat SE517275C2 (sv)

Priority Applications (6)

Application Number Priority Date Filing Date Title
SE0003345A SE517275C2 (sv) 2000-09-20 2000-09-20 Sätt vid våtetsning av ett substrat
JP2002529567A JP4766823B2 (ja) 2000-09-20 2001-09-20 湿式エッチング法
AU2001290424A AU2001290424A1 (en) 2000-09-20 2001-09-20 A method for wet etching
US09/956,082 US6905628B2 (en) 2000-09-20 2001-09-20 Method in etching of a substrate
CN 01817645 CN1243849C (zh) 2000-09-20 2001-09-20 湿法刻蚀方法
PCT/SE2001/002012 WO2002024977A1 (en) 2000-09-20 2001-09-20 A method for wet etching

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE0003345A SE517275C2 (sv) 2000-09-20 2000-09-20 Sätt vid våtetsning av ett substrat

Publications (3)

Publication Number Publication Date
SE0003345D0 SE0003345D0 (sv) 2000-09-20
SE0003345L true SE0003345L (sv) 2002-03-21
SE517275C2 SE517275C2 (sv) 2002-05-21

Family

ID=20281080

Family Applications (1)

Application Number Title Priority Date Filing Date
SE0003345A SE517275C2 (sv) 2000-09-20 2000-09-20 Sätt vid våtetsning av ett substrat

Country Status (3)

Country Link
US (1) US6905628B2 (sv)
JP (1) JP4766823B2 (sv)
SE (1) SE517275C2 (sv)

Families Citing this family (53)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7098105B2 (en) 2004-05-26 2006-08-29 Micron Technology, Inc. Methods for forming semiconductor structures
US7151040B2 (en) 2004-08-31 2006-12-19 Micron Technology, Inc. Methods for increasing photo alignment margins
US7910288B2 (en) 2004-09-01 2011-03-22 Micron Technology, Inc. Mask material conversion
US7442976B2 (en) 2004-09-01 2008-10-28 Micron Technology, Inc. DRAM cells with vertical transistors
US7655387B2 (en) * 2004-09-02 2010-02-02 Micron Technology, Inc. Method to align mask patterns
US7115525B2 (en) 2004-09-02 2006-10-03 Micron Technology, Inc. Method for integrated circuit fabrication using pitch multiplication
US7390746B2 (en) * 2005-03-15 2008-06-24 Micron Technology, Inc. Multiple deposition for integration of spacers in pitch multiplication process
US7253118B2 (en) 2005-03-15 2007-08-07 Micron Technology, Inc. Pitch reduced patterns relative to photolithography features
US7611944B2 (en) 2005-03-28 2009-11-03 Micron Technology, Inc. Integrated circuit fabrication
US7120046B1 (en) 2005-05-13 2006-10-10 Micron Technology, Inc. Memory array with surrounding gate access transistors and capacitors with global and staggered local bit lines
US7371627B1 (en) 2005-05-13 2008-05-13 Micron Technology, Inc. Memory array with ultra-thin etched pillar surround gate access transistors and buried data/bit lines
US7429536B2 (en) 2005-05-23 2008-09-30 Micron Technology, Inc. Methods for forming arrays of small, closely spaced features
US7560390B2 (en) * 2005-06-02 2009-07-14 Micron Technology, Inc. Multiple spacer steps for pitch multiplication
US7396781B2 (en) * 2005-06-09 2008-07-08 Micron Technology, Inc. Method and apparatus for adjusting feature size and position
US7541632B2 (en) * 2005-06-14 2009-06-02 Micron Technology, Inc. Relaxed-pitch method of aligning active area to digit line
US7902598B2 (en) * 2005-06-24 2011-03-08 Micron Technology, Inc. Two-sided surround access transistor for a 4.5F2 DRAM cell
US7888721B2 (en) 2005-07-06 2011-02-15 Micron Technology, Inc. Surround gate access transistors with grown ultra-thin bodies
US7768051B2 (en) * 2005-07-25 2010-08-03 Micron Technology, Inc. DRAM including a vertical surround gate transistor
US7413981B2 (en) * 2005-07-29 2008-08-19 Micron Technology, Inc. Pitch doubled circuit layout
US8123968B2 (en) * 2005-08-25 2012-02-28 Round Rock Research, Llc Multiple deposition for integration of spacers in pitch multiplication process
US7816262B2 (en) * 2005-08-30 2010-10-19 Micron Technology, Inc. Method and algorithm for random half pitched interconnect layout with constant spacing
US7829262B2 (en) * 2005-08-31 2010-11-09 Micron Technology, Inc. Method of forming pitch multipled contacts
US7696567B2 (en) 2005-08-31 2010-04-13 Micron Technology, Inc Semiconductor memory device
US7776744B2 (en) * 2005-09-01 2010-08-17 Micron Technology, Inc. Pitch multiplication spacers and methods of forming the same
US7557032B2 (en) * 2005-09-01 2009-07-07 Micron Technology, Inc. Silicided recessed silicon
US7572572B2 (en) * 2005-09-01 2009-08-11 Micron Technology, Inc. Methods for forming arrays of small, closely spaced features
US7416943B2 (en) * 2005-09-01 2008-08-26 Micron Technology, Inc. Peripheral gate stacks and recessed array gates
US7759197B2 (en) 2005-09-01 2010-07-20 Micron Technology, Inc. Method of forming isolated features using pitch multiplication
US7687342B2 (en) * 2005-09-01 2010-03-30 Micron Technology, Inc. Method of manufacturing a memory device
US7393789B2 (en) 2005-09-01 2008-07-01 Micron Technology, Inc. Protective coating for planarization
US7538858B2 (en) * 2006-01-11 2009-05-26 Micron Technology, Inc. Photolithographic systems and methods for producing sub-diffraction-limited features
US7476933B2 (en) 2006-03-02 2009-01-13 Micron Technology, Inc. Vertical gated access transistor
US7842558B2 (en) * 2006-03-02 2010-11-30 Micron Technology, Inc. Masking process for simultaneously patterning separate regions
US7902074B2 (en) 2006-04-07 2011-03-08 Micron Technology, Inc. Simplified pitch doubling process flow
US8003310B2 (en) * 2006-04-24 2011-08-23 Micron Technology, Inc. Masking techniques and templates for dense semiconductor fabrication
US7488685B2 (en) 2006-04-25 2009-02-10 Micron Technology, Inc. Process for improving critical dimension uniformity of integrated circuit arrays
WO2007143139A1 (en) * 2006-05-31 2007-12-13 The Brigham And Women's Hospital, Inc. Abcb5 positive mesenchymal stem cells as immunomodulators
US7795149B2 (en) * 2006-06-01 2010-09-14 Micron Technology, Inc. Masking techniques and contact imprint reticles for dense semiconductor fabrication
US7723009B2 (en) 2006-06-02 2010-05-25 Micron Technology, Inc. Topography based patterning
US7611980B2 (en) * 2006-08-30 2009-11-03 Micron Technology, Inc. Single spacer process for multiplying pitch by a factor greater than two and related intermediate IC structures
US7517804B2 (en) 2006-08-31 2009-04-14 Micron Technologies, Inc. Selective etch chemistries for forming high aspect ratio features and associated structures
US7666578B2 (en) 2006-09-14 2010-02-23 Micron Technology, Inc. Efficient pitch multiplication process
US8129289B2 (en) * 2006-10-05 2012-03-06 Micron Technology, Inc. Method to deposit conformal low temperature SiO2
US7923373B2 (en) 2007-06-04 2011-04-12 Micron Technology, Inc. Pitch multiplication using self-assembling materials
US8563229B2 (en) * 2007-07-31 2013-10-22 Micron Technology, Inc. Process of semiconductor fabrication with mask overlay on pitch multiplied features and associated structures
US7737039B2 (en) 2007-11-01 2010-06-15 Micron Technology, Inc. Spacer process for on pitch contacts and related structures
US7659208B2 (en) 2007-12-06 2010-02-09 Micron Technology, Inc Method for forming high density patterns
US7790531B2 (en) 2007-12-18 2010-09-07 Micron Technology, Inc. Methods for isolating portions of a loop of pitch-multiplied material and related structures
US8030218B2 (en) 2008-03-21 2011-10-04 Micron Technology, Inc. Method for selectively modifying spacing between pitch multiplied structures
US8076208B2 (en) 2008-07-03 2011-12-13 Micron Technology, Inc. Method for forming transistor with high breakdown voltage using pitch multiplication technique
US8101497B2 (en) 2008-09-11 2012-01-24 Micron Technology, Inc. Self-aligned trench formation
US8492282B2 (en) 2008-11-24 2013-07-23 Micron Technology, Inc. Methods of forming a masking pattern for integrated circuits
KR20150056316A (ko) * 2013-11-15 2015-05-26 삼성디스플레이 주식회사 소자 기판 제조 방법 및 상기 방법을 이용하여 제조한 표시 장치

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4877480A (en) * 1986-08-08 1989-10-31 Digital Equipment Corporation Lithographic technique using laser for fabrication of electronic components and the like
JPH0382120A (ja) 1989-08-25 1991-04-08 Fujitsu Ltd 膜のパターニング方法
US5176792A (en) * 1991-10-28 1993-01-05 At&T Bell Laboratories Method for forming patterned tungsten layers
US5279702A (en) * 1992-09-30 1994-01-18 Texas Instruments Incorporated Anisotropic liquid phase photochemical copper etch
JPH07240403A (ja) * 1994-02-28 1995-09-12 Fujitsu Ltd エッチング方法
JP3079027B2 (ja) * 1995-11-28 2000-08-21 インターナショナル・ビジネス・マシーンズ・コーポレ−ション ウエットエッチング方法、ウエットエッチング装置
KR100268640B1 (ko) * 1996-01-22 2000-10-16 모리시타 요이찌 알루미늄합금막의 드라이에칭방법과,그 방법에 사용하는 에칭용 가스
JPH1036981A (ja) * 1996-07-19 1998-02-10 Canon Inc スピンエッチング方法及びスピンエッチング装置
US5962346A (en) * 1997-12-29 1999-10-05 Taiwan Semiconductor Manufacturing Company, Ltd. Fluorine-doped silicate glass hard mask to improve metal line etching profile
WO1999045179A1 (en) 1998-03-05 1999-09-10 Obducat Ab Method of etching

Also Published As

Publication number Publication date
JP4766823B2 (ja) 2011-09-07
SE517275C2 (sv) 2002-05-21
US20020042198A1 (en) 2002-04-11
US6905628B2 (en) 2005-06-14
JP2004510052A (ja) 2004-04-02
SE0003345D0 (sv) 2000-09-20

Similar Documents

Publication Publication Date Title
SE0003345L (sv) Sätt vid våtetsning av ett substrat
GB0105876D0 (en) Patterning method
CA2279786A1 (en) A composition and method for selectively etching a silicon nitride film
WO2003068373A3 (en) Micro-fluidic anti-microbial filter
EP1031884A3 (en) Resist stripping agent and process of producing semiconductor devices using the same
TW239231B (en) Method of producing a resistor in an integrated circuit
WO2000001010A3 (de) Verfahren zur herstellung von halbleiterbauelementen
WO2004032209A3 (en) Method of etching shaped features on a substrate
WO2005057681A8 (en) Process for removing an organic layer during fabrication of an organic electronic device and the organic electronic device formed by the process
JPS5459083A (en) Double-sided pattern forming method for semiconductor wafer
KR980005550A (ko) 반도체 소자의 콘택홀 형성 방법
JPH118303A (ja) 半導体装置の製造方法
KR970003656A (ko) 반도체 소자의 필드 산화막의 형성방법
KR100192374B1 (ko) 반도체 소자 식각 방법
WO2003065411A3 (en) Method of fabricating three-dimensional components using endpoint detection
JPS5591977A (en) Dry etching method
KR950019925A (ko) 그레이팅 형성을 위한 습식식각방법
KR970003497A (ko) 반도체 소자의 콘택 형성방법
KR970018080A (ko) 반도체장치의 콘택형성방법
KR970007510A (ko) 습식 식각제
WO2003041150A3 (en) Two-step etching method for hard mask removal
KR970003507A (ko) 반도체 소자의 콘택홀 형성방법
JPS63169030A (ja) 半導体装置の製造方法
SE9603260L (sv) Förfarande för etsning av små strukturer
JPS56133464A (en) Etching method

Legal Events

Date Code Title Description
NUG Patent has lapsed