RU2015103934A - Процессор компьютера и система без арифметико-логического блока - Google Patents
Процессор компьютера и система без арифметико-логического блока Download PDFInfo
- Publication number
- RU2015103934A RU2015103934A RU2015103934A RU2015103934A RU2015103934A RU 2015103934 A RU2015103934 A RU 2015103934A RU 2015103934 A RU2015103934 A RU 2015103934A RU 2015103934 A RU2015103934 A RU 2015103934A RU 2015103934 A RU2015103934 A RU 2015103934A
- Authority
- RU
- Russia
- Prior art keywords
- computer system
- command
- instruction
- arithmetic
- register
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/02—Digital function generators
- G06F1/03—Digital function generators working, at least partly, by table look-up
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/3001—Arithmetic instructions
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30029—Logical and Boolean instructions, e.g. XOR, NOT
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
- G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
- G06F9/323—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for indirect branch instructions
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
- G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
- G06F9/324—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address using program counter relative addressing
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Executing Machine-Instructions (AREA)
- Advance Control (AREA)
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201261668482P | 2012-07-06 | 2012-07-06 | |
| US61/668,482 | 2012-07-06 | ||
| EP13156975 | 2013-02-27 | ||
| EP13156975.8 | 2013-02-27 | ||
| PCT/IB2013/055541 WO2014006605A2 (en) | 2012-07-06 | 2013-07-06 | Computer processor and system without an arithmetic and logic unit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| RU2015103934A true RU2015103934A (ru) | 2016-08-27 |
Family
ID=47757440
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| RU2015103934A RU2015103934A (ru) | 2012-07-06 | 2013-07-06 | Процессор компьютера и система без арифметико-логического блока |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US20150324199A1 (enExample) |
| EP (1) | EP2870529A2 (enExample) |
| JP (1) | JP6300796B2 (enExample) |
| CN (1) | CN104395876B (enExample) |
| BR (1) | BR112014032625A2 (enExample) |
| MX (1) | MX2014015093A (enExample) |
| RU (1) | RU2015103934A (enExample) |
| WO (1) | WO2014006605A2 (enExample) |
| ZA (1) | ZA201500848B (enExample) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP3201758A1 (en) * | 2014-09-30 | 2017-08-09 | Koninklijke Philips N.V. | Electronic calculating device for performing obfuscated arithmetic |
| US10114795B2 (en) | 2016-12-30 | 2018-10-30 | Western Digital Technologies, Inc. | Processor in non-volatile storage memory |
| US10885985B2 (en) | 2016-12-30 | 2021-01-05 | Western Digital Technologies, Inc. | Processor in non-volatile storage memory |
| CN107527189B (zh) * | 2017-08-31 | 2021-01-29 | 上海钜祥精密模具有限公司 | 一种产品状态的存储方法及可编程逻辑控制器 |
| US10902113B2 (en) * | 2017-10-25 | 2021-01-26 | Arm Limited | Data processing |
| FR3083350B1 (fr) * | 2018-06-29 | 2021-01-01 | Vsora | Acces memoire de processeurs |
| FR3083351B1 (fr) * | 2018-06-29 | 2021-01-01 | Vsora | Architecture de processeur asynchrone |
| CN110058884B (zh) * | 2019-03-15 | 2021-06-01 | 佛山市顺德区中山大学研究院 | 用于计算型存储指令集运算的优化方法、系统及存储介质 |
| CN111723920B (zh) * | 2019-03-22 | 2024-05-17 | 中科寒武纪科技股份有限公司 | 人工智能计算装置及相关产品 |
| US20220164442A1 (en) * | 2019-08-12 | 2022-05-26 | Hewlett-Packard Development Company, L.P. | Thread mapping |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NL256940A (enExample) * | 1959-10-19 | 1900-01-01 | ||
| JPS60133496A (ja) * | 1983-12-21 | 1985-07-16 | 三菱電機株式会社 | 画像処理装置 |
| DE4320263A1 (de) * | 1993-06-18 | 1994-12-22 | Gsf Forschungszentrum Umwelt | Datenverarbeitungsmaschine |
| US5907711A (en) * | 1996-01-22 | 1999-05-25 | Hewlett-Packard Company | Method and apparatus for transforming multiplications into product table lookup references |
| US6282633B1 (en) * | 1998-11-13 | 2001-08-28 | Tensilica, Inc. | High data density RISC processor |
| JP4004915B2 (ja) * | 2002-06-28 | 2007-11-07 | 株式会社ルネサステクノロジ | データ処理装置 |
| JP2007087045A (ja) * | 2005-09-21 | 2007-04-05 | Canon Inc | 時刻同期デバイス装置 |
| JP2008191807A (ja) * | 2007-02-02 | 2008-08-21 | Seiko Epson Corp | プログラム実行装置及び電子機器 |
-
2013
- 2013-07-06 BR BR112014032625A patent/BR112014032625A2/pt not_active IP Right Cessation
- 2013-07-06 MX MX2014015093A patent/MX2014015093A/es unknown
- 2013-07-06 CN CN201380036045.8A patent/CN104395876B/zh not_active Expired - Fee Related
- 2013-07-06 RU RU2015103934A patent/RU2015103934A/ru not_active Application Discontinuation
- 2013-07-06 US US14/410,127 patent/US20150324199A1/en not_active Abandoned
- 2013-07-06 JP JP2015519481A patent/JP6300796B2/ja not_active Expired - Fee Related
- 2013-07-06 WO PCT/IB2013/055541 patent/WO2014006605A2/en not_active Ceased
- 2013-07-06 EP EP13765470.3A patent/EP2870529A2/en not_active Withdrawn
-
2015
- 2015-02-05 ZA ZA2015/00848A patent/ZA201500848B/en unknown
Also Published As
| Publication number | Publication date |
|---|---|
| MX2014015093A (es) | 2015-03-05 |
| CN104395876B (zh) | 2018-05-08 |
| BR112014032625A2 (pt) | 2017-06-27 |
| WO2014006605A2 (en) | 2014-01-09 |
| EP2870529A2 (en) | 2015-05-13 |
| WO2014006605A3 (en) | 2014-03-13 |
| JP2015527642A (ja) | 2015-09-17 |
| US20150324199A1 (en) | 2015-11-12 |
| ZA201500848B (en) | 2017-01-25 |
| JP6300796B2 (ja) | 2018-03-28 |
| CN104395876A (zh) | 2015-03-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| RU2015103934A (ru) | Процессор компьютера и система без арифметико-логического блока | |
| US20220147330A1 (en) | Target architecture determination | |
| JP5865405B2 (ja) | 命令の制御フローの追跡 | |
| JP2015527642A5 (enExample) | ||
| US9672035B2 (en) | Data processing apparatus and method for performing vector processing | |
| US20140215187A1 (en) | Solution to divergent branches in a simd core using hardware pointers | |
| WO2015114305A1 (en) | A data processing apparatus and method for executing a vector scan instruction | |
| US20150127933A1 (en) | Reconfigurable processor and method for optimizing configuration memory | |
| TWI564807B (zh) | 排程方法及應用其的處理裝置 | |
| JP2019511056A (ja) | 複素数乗算命令 | |
| RU2015121749A (ru) | Компилятор, генерирующий безоператорный код | |
| US9547493B2 (en) | Self-timed user-extension instructions for a processing device | |
| JP2014523569A5 (enExample) | ||
| CN104965687A (zh) | 基于指令集生成的大数据处理方法及装置 | |
| Arm et al. | Low-Power 32-bit Dual-MAC 120$\mu $ W/MHz 1.0 V icyflex1 DSP/MCU Core | |
| WO2015017129A4 (en) | Multi-threaded gpu pipeline | |
| KR20150035161A (ko) | 그래픽 처리 장치 및 이의 동작 방법 | |
| Huthmann et al. | Automatic high-level synthesis of multi-threaded hardware accelerators | |
| Schoeberl | Leros: A tiny microcontroller for FPGAs | |
| CN113168327B (zh) | 一种多分支跳转处理装置和方法、处理器 | |
| JP2013161484A (ja) | 再構成可能コンピューティング装置、その第1メモリ制御器及び第2メモリ制御器、並びにそのデバッギング用のトレースデータを処理する方法 | |
| US11500644B2 (en) | Custom instruction implemented finite state machine engines for extensible processors | |
| JP2013196654A (ja) | 演算処理装置 | |
| Akram et al. | C-slow technique vs multiprocessor in designing low area customized instruction set processor for embedded applications | |
| US11263014B2 (en) | Sharing instruction encoding space between a coprocessor and auxiliary execution circuitry |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FA92 | Acknowledgement of application withdrawn (lack of supplementary materials submitted) |
Effective date: 20180109 |