JP2015527642A5 - - Google Patents

Download PDF

Info

Publication number
JP2015527642A5
JP2015527642A5 JP2015519481A JP2015519481A JP2015527642A5 JP 2015527642 A5 JP2015527642 A5 JP 2015527642A5 JP 2015519481 A JP2015519481 A JP 2015519481A JP 2015519481 A JP2015519481 A JP 2015519481A JP 2015527642 A5 JP2015527642 A5 JP 2015527642A5
Authority
JP
Japan
Prior art keywords
computer system
address
instruction
arithmetic
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2015519481A
Other languages
English (en)
Japanese (ja)
Other versions
JP2015527642A (ja
JP6300796B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/IB2013/055541 external-priority patent/WO2014006605A2/en
Publication of JP2015527642A publication Critical patent/JP2015527642A/ja
Publication of JP2015527642A5 publication Critical patent/JP2015527642A5/ja
Application granted granted Critical
Publication of JP6300796B2 publication Critical patent/JP6300796B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2015519481A 2012-07-06 2013-07-06 算術及び論理ユニットを伴わないコンピュータプロセッサ及びシステム Expired - Fee Related JP6300796B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201261668482P 2012-07-06 2012-07-06
US61/668,482 2012-07-06
EP13156975 2013-02-27
EP13156975.8 2013-02-27
PCT/IB2013/055541 WO2014006605A2 (en) 2012-07-06 2013-07-06 Computer processor and system without an arithmetic and logic unit

Publications (3)

Publication Number Publication Date
JP2015527642A JP2015527642A (ja) 2015-09-17
JP2015527642A5 true JP2015527642A5 (enExample) 2016-08-18
JP6300796B2 JP6300796B2 (ja) 2018-03-28

Family

ID=47757440

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015519481A Expired - Fee Related JP6300796B2 (ja) 2012-07-06 2013-07-06 算術及び論理ユニットを伴わないコンピュータプロセッサ及びシステム

Country Status (9)

Country Link
US (1) US20150324199A1 (enExample)
EP (1) EP2870529A2 (enExample)
JP (1) JP6300796B2 (enExample)
CN (1) CN104395876B (enExample)
BR (1) BR112014032625A2 (enExample)
MX (1) MX2014015093A (enExample)
RU (1) RU2015103934A (enExample)
WO (1) WO2014006605A2 (enExample)
ZA (1) ZA201500848B (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3201758A1 (en) * 2014-09-30 2017-08-09 Koninklijke Philips N.V. Electronic calculating device for performing obfuscated arithmetic
US10114795B2 (en) 2016-12-30 2018-10-30 Western Digital Technologies, Inc. Processor in non-volatile storage memory
US10885985B2 (en) 2016-12-30 2021-01-05 Western Digital Technologies, Inc. Processor in non-volatile storage memory
CN107527189B (zh) * 2017-08-31 2021-01-29 上海钜祥精密模具有限公司 一种产品状态的存储方法及可编程逻辑控制器
US10902113B2 (en) * 2017-10-25 2021-01-26 Arm Limited Data processing
FR3083350B1 (fr) * 2018-06-29 2021-01-01 Vsora Acces memoire de processeurs
FR3083351B1 (fr) * 2018-06-29 2021-01-01 Vsora Architecture de processeur asynchrone
CN110058884B (zh) * 2019-03-15 2021-06-01 佛山市顺德区中山大学研究院 用于计算型存储指令集运算的优化方法、系统及存储介质
CN111723920B (zh) * 2019-03-22 2024-05-17 中科寒武纪科技股份有限公司 人工智能计算装置及相关产品
US20220164442A1 (en) * 2019-08-12 2022-05-26 Hewlett-Packard Development Company, L.P. Thread mapping

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL256940A (enExample) * 1959-10-19 1900-01-01
JPS60133496A (ja) * 1983-12-21 1985-07-16 三菱電機株式会社 画像処理装置
DE4320263A1 (de) * 1993-06-18 1994-12-22 Gsf Forschungszentrum Umwelt Datenverarbeitungsmaschine
US5907711A (en) * 1996-01-22 1999-05-25 Hewlett-Packard Company Method and apparatus for transforming multiplications into product table lookup references
US6282633B1 (en) * 1998-11-13 2001-08-28 Tensilica, Inc. High data density RISC processor
JP4004915B2 (ja) * 2002-06-28 2007-11-07 株式会社ルネサステクノロジ データ処理装置
JP2007087045A (ja) * 2005-09-21 2007-04-05 Canon Inc 時刻同期デバイス装置
JP2008191807A (ja) * 2007-02-02 2008-08-21 Seiko Epson Corp プログラム実行装置及び電子機器

Similar Documents

Publication Publication Date Title
JP2015527642A5 (enExample)
JP6849274B2 (ja) 融合された単一のサイクルのインクリメント−比較−ジャンプを実施するための命令及びロジック
RU2015103934A (ru) Процессор компьютера и система без арифметико-логического блока
US9690579B2 (en) Merged floating point operation using a modebit
GB2540948A (en) Apparatus with reduced hardware register set
JP5607832B2 (ja) 汎用論理演算の方法および装置
US20150100767A1 (en) Self-timed user-extension instructions for a processing device
Poli et al. Design and Implementation of a RISC V Processor on FPGA
GB2532847A (en) Variable length execution pipeline
JP2013543175A5 (enExample)
Bhagat et al. Design and Analysis of 16-bit RISC Processor
WO2015017129A4 (en) Multi-threaded gpu pipeline
KR20150035161A (ko) 그래픽 처리 장치 및 이의 동작 방법
Gaonkar et al. Design of 16-bit RISC Processor
Katke et al. Design and implementation of 5 stages pipelined architecture in 32 bit risc processor
JP5862397B2 (ja) 演算処理装置
JP2013161484A (ja) 再構成可能コンピューティング装置、その第１メモリ制御器及び第２メモリ制御器、並びにそのデバッギング用のトレースデータを処理する方法
Suresh et al. FPGA Implementation of MIPS RISC Processor
Mounika et al. Design & implementation of 32-bit Risc (MIPS) processor
Bhimani et al. Design of 32-bit 3-stage pipelined processor based on MIPS in Verilog HDL and implementation on FPGA Virtex7
JP6378515B2 (ja) Ｖｌｉｗプロセッサ
Albuquerque et al. Design and implementation of low power reservation station of a 32-bit DLX-RISC processor
WO2021023955A1 (en) Sharing instruction encoding space
JP2014164659A (ja) プロセッサ
Verma et al. Design and implementation of 64 bit vliw microprocessor on 20nm and 28nm technologies