NO993614D0 - Minnekrets - Google Patents

Minnekrets

Info

Publication number
NO993614D0
NO993614D0 NO993614A NO993614A NO993614D0 NO 993614 D0 NO993614 D0 NO 993614D0 NO 993614 A NO993614 A NO 993614A NO 993614 A NO993614 A NO 993614A NO 993614 D0 NO993614 D0 NO 993614D0
Authority
NO
Norway
Prior art keywords
memory circuit
memory
circuit
Prior art date
Application number
NO993614A
Other languages
English (en)
Other versions
NO993614L (no
Inventor
Saroj Pathak
Glen A Rosendale
James E Payne
Nianglamching Hangzo
Original Assignee
Atmel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Atmel Corp filed Critical Atmel Corp
Publication of NO993614D0 publication Critical patent/NO993614D0/no
Publication of NO993614L publication Critical patent/NO993614L/no

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1039Read-write modes for single port memories, i.e. having either a random port or a serial port using pipelining techniques, i.e. using latches between functional memory parts, e.g. row/column decoders, I/O buffers, sense amplifiers
NO993614A 1997-11-25 1999-07-26 Minnekrets NO993614L (no)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/978,286 US5946267A (en) 1997-11-25 1997-11-25 Zero power high speed configuration memory
PCT/US1998/025003 WO1999027538A1 (en) 1997-11-25 1998-11-19 Zero power high speed configuration memory

Publications (2)

Publication Number Publication Date
NO993614D0 true NO993614D0 (no) 1999-07-26
NO993614L NO993614L (no) 1999-09-27

Family

ID=25525944

Family Applications (1)

Application Number Title Priority Date Filing Date
NO993614A NO993614L (no) 1997-11-25 1999-07-26 Minnekrets

Country Status (12)

Country Link
US (1) US5946267A (no)
EP (1) EP0954864B1 (no)
JP (1) JP2001511286A (no)
KR (1) KR20000070410A (no)
CN (1) CN1180435C (no)
CA (1) CA2278615A1 (no)
DE (1) DE69814590T2 (no)
HK (1) HK1023211A1 (no)
MY (1) MY114495A (no)
NO (1) NO993614L (no)
TW (1) TW430817B (no)
WO (1) WO1999027538A1 (no)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6651199B1 (en) * 2000-06-22 2003-11-18 Xilinx, Inc. In-system programmable flash memory device with trigger circuit for generating limited duration program instruction
US6839873B1 (en) * 2000-06-23 2005-01-04 Cypress Semiconductor Corporation Method and apparatus for programmable logic device (PLD) built-in-self-test (BIST)
US6744291B2 (en) 2002-08-30 2004-06-01 Atmel Corporation Power-on reset circuit
JP4747023B2 (ja) * 2006-04-27 2011-08-10 Okiセミコンダクタ株式会社 半導体記憶装置
US8711639B2 (en) * 2010-11-02 2014-04-29 Micron Technology, Inc. Data paths using a first signal to capture data and a second signal to output data and methods for providing data
US9910473B2 (en) * 2013-03-14 2018-03-06 Silicon Storage Technology, Inc. Power management for a memory device

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4330852A (en) * 1979-11-23 1982-05-18 Texas Instruments Incorporated Semiconductor read/write memory array having serial access
US5042014A (en) * 1987-05-21 1991-08-20 Texas Instruments Incorporated Dual-port memory having pipelined serial output
US5086388A (en) * 1988-03-18 1992-02-04 Hitachi Maxell, Ltd. Semiconductor serial/parallel-parallel/serial file memory and storage system
JPH02201797A (ja) * 1989-01-31 1990-08-09 Toshiba Corp 半導体メモリ装置
JPH06275069A (ja) * 1993-03-20 1994-09-30 Hitachi Ltd シリアルメモリ
JP3351692B2 (ja) * 1995-09-12 2002-12-03 株式会社東芝 シンクロナス半導体メモリ装置
US5748559A (en) * 1996-01-17 1998-05-05 Cypress Semiconductor Corporation Circuit for high speed serial programming of programmable logic devices

Also Published As

Publication number Publication date
DE69814590T2 (de) 2004-03-18
US5946267A (en) 1999-08-31
EP0954864A4 (en) 2001-01-31
CN1180435C (zh) 2004-12-15
CA2278615A1 (en) 1999-06-03
MY114495A (en) 2002-10-31
HK1023211A1 (en) 2000-09-01
NO993614L (no) 1999-09-27
DE69814590D1 (de) 2003-06-18
CN1244280A (zh) 2000-02-09
WO1999027538A1 (en) 1999-06-03
EP0954864B1 (en) 2003-05-14
JP2001511286A (ja) 2001-08-07
TW430817B (en) 2001-04-21
EP0954864A1 (en) 1999-11-10
KR20000070410A (ko) 2000-11-25

Similar Documents

Publication Publication Date Title
DE69924916D1 (de) Speicherschaltung
DE69816023D1 (de) Schaltungsanordnung
DE69525421D1 (de) Integrierte Speicherschaltungsanordnung
DE69820040D1 (de) Halbleiter-speicher-bauteile
DE69822280D1 (de) Halbleiterspeicher
DE69841415D1 (de) Speicherkarte
DE69832348D1 (de) Speicherschaltung
DE69834540D1 (de) Halbleiterspeicher
DE69705118D1 (de) Speichervorrichtungsfolgeschaltung
DE69829092D1 (de) Festwertspeicher
DE1100202T1 (de) Entschachtelungsschaltung
DE69816950D1 (de) Schaltungsanordnung
DE69713480T2 (de) Schaltungsanordnung
DE69841446D1 (de) Halbleiterspeicher
DE69709604D1 (de) Schaltungsanordnung
DE69828146D1 (de) Schaltungsanordnung
DK1020031T3 (da) Integreret kredsløb
DE69831460D1 (de) Schaltungsentwurfprüfung
NO993614D0 (no) Minnekrets
ID16518A (id) Pengunci pemasang ulang sirkuit
DE69714208D1 (de) Schaltungsanordnung
DE69716004T2 (de) Schaltungsanordnung
DE69701252D1 (de) Speicherleseschaltung
DE69714163D1 (de) Schaltungsanordnung
DE69736273D1 (de) Schaltungsanordnung

Legal Events

Date Code Title Description
FC2A Withdrawal, rejection or dismissal of laid open patent application