NO900989D0 - CMI DECODES AND ROOF RECOVERY DEVICE. - Google Patents

CMI DECODES AND ROOF RECOVERY DEVICE.

Info

Publication number
NO900989D0
NO900989D0 NO900989A NO900989A NO900989D0 NO 900989 D0 NO900989 D0 NO 900989D0 NO 900989 A NO900989 A NO 900989A NO 900989 A NO900989 A NO 900989A NO 900989 D0 NO900989 D0 NO 900989D0
Authority
NO
Norway
Prior art keywords
clock
cmi
recovery device
elements
outside
Prior art date
Application number
NO900989A
Other languages
Norwegian (no)
Other versions
NO900989L (en
Inventor
Jens-Peter Eilken
Kurt Gasser
Horst-Ludwig Pfriem
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Publication of NO900989D0 publication Critical patent/NO900989D0/en
Publication of NO900989L publication Critical patent/NO900989L/en

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M5/00Conversion of the form of the representation of individual digits
    • H03M5/02Conversion to or from representation by pulses
    • H03M5/04Conversion to or from representation by pulses the pulses having two levels
    • H03M5/06Code representation, e.g. transition, for a given bit cell depending only on the information in that bit cell
    • H03M5/12Biphase level code, e.g. split phase code, Manchester code; Biphase space or mark code, e.g. double frequency code
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/38Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40Transmitting circuits; Receiving circuits
    • H04L25/49Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4906Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes
    • H04L25/4908Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes
    • H04L25/491Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes using 1B2B codes
    • H04L25/4912Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes using 1B2B codes using CMI or 2-HDB-3 code
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/0054Detection of the synchronisation error by features other than the received signal transition
    • H04L7/0066Detection of the synchronisation error by features other than the received signal transition detection of error based on transmission code rule

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Manipulation Of Pulses (AREA)
  • Superconductors And Manufacturing Methods Therefor (AREA)
  • Cameras Adapted For Combination With Other Photographic Or Optical Apparatuses (AREA)
  • Control And Other Processes For Unpacking Of Materials (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Reduction Or Emphasis Of Bandwidth Of Signals (AREA)

Abstract

For a CMI decoder and clock recovery device, a solution is to be specified which can be largely integrated, which does not need any separate circuit for phase calibration and amplification and which has high jitter tolerance in the entire operating range. A known CMI decoder (6, 7, 8) is associated with a clock recovery device having known elements (6, 10b, 11b) and novel elements (15, 16b, 17b). The latter receives a gate arrangement which is capable of extracting from the CMI-coded data signal (D1) more clock pulses than has hitherto been possible. Apart from delay sections (6, 15) and a clock frequency selection device (12b), all elements are located in one integrated circuit (18). Input level converters (19, 20, 21, 24, 25) and output level converters (22, 23) ensure the levels required inside and outside the integrated circuit (18). To achieve identical transit times on the data path and the clock path and since the clock frequency selection device (12b) must be arranged outside the chip, the data path is also run outside the chip for a section. The jitter tolerance of the device is therefore uninfluenced by different effects on both paths. The device can be used in digital signal multiplex devices. <IMAGE>
NO90900989A 1989-03-02 1990-03-01 CMI DECODES AND ROOF RECOVERY DEVICE. NO900989L (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE3906696 1989-03-02

Publications (2)

Publication Number Publication Date
NO900989D0 true NO900989D0 (en) 1990-03-01
NO900989L NO900989L (en) 1990-09-03

Family

ID=6375365

Family Applications (1)

Application Number Title Priority Date Filing Date
NO90900989A NO900989L (en) 1989-03-02 1990-03-01 CMI DECODES AND ROOF RECOVERY DEVICE.

Country Status (6)

Country Link
EP (1) EP0388615B1 (en)
AT (1) ATE105985T1 (en)
DE (1) DE59005703D1 (en)
DK (1) DK0388615T3 (en)
ES (1) ES2052984T3 (en)
NO (1) NO900989L (en)

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2432246A1 (en) * 1978-07-26 1980-02-22 Cit Alcatel METHOD AND CIRCUIT FOR DECODING A CMI-CODE BINARY SIGNAL
DE3310713A1 (en) * 1983-03-24 1984-09-27 ANT Nachrichtentechnik GmbH, 7150 Backnang Method for decoding a CMI signal
DE3625589A1 (en) * 1986-07-29 1988-02-04 Siemens Ag CMI decoder
JP2550985B2 (en) * 1987-04-21 1996-11-06 日本電気株式会社 CMI code decoder
DE3723187A1 (en) * 1987-07-14 1989-01-26 Philips Patentverwaltung Digital communication system

Also Published As

Publication number Publication date
EP0388615B1 (en) 1994-05-18
DK0388615T3 (en) 1994-06-27
ES2052984T3 (en) 1994-07-16
ATE105985T1 (en) 1994-06-15
DE59005703D1 (en) 1994-06-23
EP0388615A1 (en) 1990-09-26
NO900989L (en) 1990-09-03

Similar Documents

Publication Publication Date Title
JPS56152373A (en) Laser recording device
ATE122480T1 (en) DEVICE FOR ERROR-TOLERANT DIGITAL ACTUATING.
EP0111262A3 (en) Output multiplexer having one gate delay
NO900989L (en) CMI DECODES AND ROOF RECOVERY DEVICE.
KR880008338A (en) Bidirectional semiconductor device with only one unidirectional device
EP0514700A3 (en)
GB1229349A (en)
JPS6453177A (en) Semiconductor integrated circuit device
CH618573B (en) ELECTRONIC TIMING DEVICE.
JPS5784441A (en) Photometric device
KR19990049424A (en) Low Current High Speed Switching Circuit
JPS56141566A (en) Voltage detecting circuit
ATE119725T1 (en) SYNCHRONIZATION DEVICE FOR HIGH DATA RATES.
KR930004892Y1 (en) Latching circuit
SU434452A1 (en) DEVICE MAGNETIC RECORDING
JPS641322A (en) Delay circuit
JPS6438673A (en) Semiconductor integrated circuit
JPS57132478A (en) Decoding system for variable length code
JPS56153454A (en) Spurious signal generating circuit for folding test
DE58907306D1 (en) Digital phase detector.
KR910021048A (en) Data majority decision circuit of PCM decoder
KR950001466A (en) Keyboard control circuit
JPS57211849A (en) Bit synchronizing circuit
JPS5761328A (en) Detection circuit of coincidence of changing point of two kinds of clock signal
KR890006041A (en) Tone decoder