JPS57132478A - Decoding system for variable length code - Google Patents
Decoding system for variable length codeInfo
- Publication number
- JPS57132478A JPS57132478A JP1685081A JP1685081A JPS57132478A JP S57132478 A JPS57132478 A JP S57132478A JP 1685081 A JP1685081 A JP 1685081A JP 1685081 A JP1685081 A JP 1685081A JP S57132478 A JPS57132478 A JP S57132478A
- Authority
- JP
- Japan
- Prior art keywords
- code
- error
- line
- counter
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N1/00—Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
- H04N1/41—Bandwidth or redundancy reduction
- H04N1/411—Bandwidth or redundancy reduction for the transmission or storage or reproduction of two-tone pictures, e.g. black and white pictures
- H04N1/413—Systems or arrangements allowing the picture to be reproduced without loss or modification of picture-information
- H04N1/419—Systems or arrangements allowing the picture to be reproduced without loss or modification of picture-information in which encoding of the length of a succession of picture-elements of the same value along a scanning line is the only encoding step
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Abstract
PURPOSE:To prevent affecting of a code error from extending to the next line, by achieving sure detection of a line synchronizing signal even with code error. CONSTITUTION:After a shift register 1', FF2', and code counter 19 are cleared with an input of a clear signal CLK0, the number of data DT inputted in synchronizing with a clock CLK is counted at the code counter 19. When the output of the counter 19 is 12, the FF2' code set and an output signal from an EOL (line synchronizing signal) detection circuit 5 establishes an AND gate circuit 18 where an output of the FF2' is applied to be effective. Thus, when there is an error in the code, since the EOL can surely be detected, the effect of an error of a line on the next line is avoided, allowing to obtain an excellent picture.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1685081A JPS57132478A (en) | 1981-02-09 | 1981-02-09 | Decoding system for variable length code |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1685081A JPS57132478A (en) | 1981-02-09 | 1981-02-09 | Decoding system for variable length code |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57132478A true JPS57132478A (en) | 1982-08-16 |
Family
ID=11927683
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1685081A Pending JPS57132478A (en) | 1981-02-09 | 1981-02-09 | Decoding system for variable length code |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57132478A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5972190A (en) * | 1982-10-19 | 1984-04-24 | 日本電気株式会社 | Connecting structure of chip carrier type package to circuitboard |
JPS59119971A (en) * | 1982-12-25 | 1984-07-11 | Fujitsu Ltd | Decoding system |
JPH02146870A (en) * | 1989-07-19 | 1990-06-06 | Hitachi Ltd | Facsimile equipment |
-
1981
- 1981-02-09 JP JP1685081A patent/JPS57132478A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5972190A (en) * | 1982-10-19 | 1984-04-24 | 日本電気株式会社 | Connecting structure of chip carrier type package to circuitboard |
JPS59119971A (en) * | 1982-12-25 | 1984-07-11 | Fujitsu Ltd | Decoding system |
JPH02146870A (en) * | 1989-07-19 | 1990-06-06 | Hitachi Ltd | Facsimile equipment |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57137978A (en) | Pattern detecting device | |
JPS56127908A (en) | Wrong-correction preventing system for digital signal reproducer | |
JPS57132478A (en) | Decoding system for variable length code | |
ES8405174A1 (en) | A timing control system in a data processor. | |
JPS5725769A (en) | Receiving system of facsimile picture information | |
JPS5721167A (en) | Video data processing system | |
JPS56122251A (en) | Synchronous control system | |
JPS57132477A (en) | Decoding system for variable length code | |
JPS5526704A (en) | Two-dimentional sequential coding system | |
JPS5673946A (en) | Loop constituting system for data transmission system | |
JPS5781752A (en) | Demodulating circuit for transmission system of same direction data | |
JPS559203A (en) | Clearing system for error information register | |
SU1767701A1 (en) | Decoder | |
SU1524190A1 (en) | Code synchronization device | |
JPS5541037A (en) | Data sampling system of video display unit | |
JPS55112658A (en) | Detection circuit of continuous code | |
JPS56155462A (en) | Voice output system for electronic register | |
JPS51132028A (en) | Clearing system of memory device | |
JPS54101630A (en) | Input/output information check system | |
JPS57137953A (en) | Clock stop system | |
JPS57157656A (en) | Descrambler synchronizing circuit | |
JPS56131243A (en) | Control signal inserting method | |
JPS5755446A (en) | Check system for digital transfer data | |
JPS5733414A (en) | Coding and decoding system of binary data | |
JPS54161833A (en) | Signal process system |