NO874371L - Fasekontrollkrets. - Google Patents

Fasekontrollkrets.

Info

Publication number
NO874371L
NO874371L NO874371A NO874371A NO874371L NO 874371 L NO874371 L NO 874371L NO 874371 A NO874371 A NO 874371A NO 874371 A NO874371 A NO 874371A NO 874371 L NO874371 L NO 874371L
Authority
NO
Norway
Prior art keywords
frequency
input
regulating
output
quartz crystal
Prior art date
Application number
NO874371A
Other languages
English (en)
Other versions
NO874371D0 (no
Inventor
Fritz Sonntag
Hermann Lang
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Publication of NO874371D0 publication Critical patent/NO874371D0/no
Publication of NO874371L publication Critical patent/NO874371L/no

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Networks Using Active Elements (AREA)
  • Optical Communication System (AREA)
  • Manipulation Of Pulses (AREA)
  • Amplifiers (AREA)

Abstract

En fasekontrollkrets (PLL) som omformer et intervalltaktsignal på en inngang. (1) til et intervallfritt taktsignal med lav dirring på en utgang (8), omfatter en fasediskriminator (3) med to like frekvensdelere (2, 9) og med en kontroll- og oscillatorkrets (7). Denne omfatter en kvartsoscillator (15) som leverer en hjelpefrekvens (FH), og en summeringsteller (11) som genererer et ytterligere signal med en frekvens (FX). En kontrollinngang på summeringstelleren (11) er derfor forbundet med utgangen (6) på fase-diskriminatoren (3) og en annen med utgangen på kvartsoscillatoren (15). Hjelpefrekvensen (FH) og den ytterligere frekvens (FX) blir hver gitt til en inngang på en eksklusiv-ELLER-port (13) som adderer disse ved regelmessig ompoling. En frekvensdeler (12) genererer fra denne summeringsfrekvens (FH+FX) frekvensen (FA) for taktsig-nalet. En rekke fasekontrollkretser (PLL) kan arbeide sammen med en felles kvartsoscillator (15). Disse er av særlig interesse for digitalsignal-multipleksapparater.
NO874371A 1986-10-20 1987-10-20 Fasekontrollkrets. NO874371L (no)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE3635641 1986-10-20

Publications (2)

Publication Number Publication Date
NO874371D0 NO874371D0 (no) 1987-10-20
NO874371L true NO874371L (no) 1988-04-21

Family

ID=6312064

Family Applications (1)

Application Number Title Priority Date Filing Date
NO874371A NO874371L (no) 1986-10-20 1987-10-20 Fasekontrollkrets.

Country Status (11)

Country Link
US (1) US4820994A (no)
EP (1) EP0266588B1 (no)
JP (1) JPS63109609A (no)
AT (1) ATE64049T1 (no)
AU (1) AU579962B2 (no)
BR (1) BR8705563A (no)
CA (1) CA1273413A (no)
DE (1) DE3770410D1 (no)
ES (1) ES2022256B3 (no)
GR (1) GR3002111T3 (no)
NO (1) NO874371L (no)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DK163397C (da) * 1988-06-24 1992-07-13 Nordiske Kabel Traad Fremgangsmaade ved regulering af en taktgenerators fase i forhold til et datasignal
JPH0273722A (ja) * 1988-09-09 1990-03-13 Nec Corp Pll方式オフセット周波数合成回路
AR241983A1 (es) * 1989-03-23 1993-01-29 Siemens Ag Disposicion de circuito para transformar una secuencia discontinua de pulsos de reloj de entrada en una secuencia continua de pulsos de reloj de salida con la misma cantidad de pulsos.
SE466474B (sv) * 1990-07-10 1992-02-17 Ericsson Telefon Ab L M Faslaasningskrets foer jitterreducering i digitalt multiplexsystem

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BE786798A (fr) * 1971-07-29 1973-01-29 Int Standard Electric Corp Boucle d'asservissement en phase pour demultiplexeur de signauxmic
US3883817A (en) * 1973-08-20 1975-05-13 Nasa Digital phase-locked loop
US4019153A (en) * 1974-10-07 1977-04-19 The Charles Stark Draper Laboratory, Inc. Digital phase-locked loop filter
US4242639A (en) * 1978-09-05 1980-12-30 Ncr Corporation Digital phase lock circuit
DE2925391A1 (de) * 1979-06-21 1981-01-15 Hertz Inst Heinrich Verfahren zur uebermittlung von zeitmultiplexsignalen in einem digitalen nachrichtennetz
AU534342B2 (en) * 1980-02-13 1984-01-19 Motorola, Inc. An improved frequency synthesizer using multiple dual modules prescalers
EP0204894B1 (de) * 1985-06-10 1991-08-28 Siemens-Albis Aktiengesellschaft Taktregenerator
US4679004A (en) * 1985-09-03 1987-07-07 Nec Corporation Frequency synthesizer of a phase-locked type with a sampling circuit

Also Published As

Publication number Publication date
EP0266588A1 (de) 1988-05-11
AU579962B2 (en) 1988-12-15
NO874371D0 (no) 1987-10-20
DE3770410D1 (de) 1991-07-04
ATE64049T1 (de) 1991-06-15
CA1273413A (en) 1990-08-28
ES2022256B3 (es) 1991-12-01
US4820994A (en) 1989-04-11
JPH0445011B2 (no) 1992-07-23
GR3002111T3 (en) 1992-12-30
AU7990687A (en) 1988-04-21
BR8705563A (pt) 1988-05-24
EP0266588B1 (de) 1991-05-29
JPS63109609A (ja) 1988-05-14

Similar Documents

Publication Publication Date Title
GB1457765A (en) Frequency divider circuit
US3945194A (en) Electronic quartz clock with integrated circuits
US4207539A (en) Frequency synthesizer
DE3770410D1 (de) Phasenregelkreis.
SE9402321L (sv) Digital faskomparator
GB2227136A (en) Frequency tracking system
GB1229376A (no)
US5347558A (en) Input frequency converter to increase input frequency range of a synchronous delay line
SU921097A1 (ru) Делитель частоты с переменным коэффициентом делени
SU799103A1 (ru) Фазовый дискриминатор
JPH07326963A (ja) デジタルpll回路
SU907506A2 (ru) Генератор калиброванных интервалов времени
KR900017428A (ko) 교환기 노드간의 클럭동기회로
SU569001A1 (ru) Управл емый цифровой делитель частоты дл систем фазовой автоподстройки частоты
JPS6048617A (ja) 信号選択回路
JPS5787241A (en) Phase synchronizing circuit for optional frequency conversion
KR900004173B1 (ko) 대역설정에 의한 주파수 판별회로
JPS61104233A (ja) 測温回路
SU1441329A1 (ru) Калибратор фазовых сдвигов
SU1166331A1 (ru) Устройство формировани синхронизирующих последовательностей
SU714673A1 (ru) Резервированный генератор импульсов
SU901991A1 (ru) Устройство дл синхронизации часов
JPS6166434A (ja) 分周回路
JPS61192134A (ja) クロツク信号発生装置
KR930001591A (ko) 디지탈 전압제어 발진기