BR8705563A - Circuito de regulagem de fase - Google Patents
Circuito de regulagem de faseInfo
- Publication number
- BR8705563A BR8705563A BR8705563A BR8705563A BR8705563A BR 8705563 A BR8705563 A BR 8705563A BR 8705563 A BR8705563 A BR 8705563A BR 8705563 A BR8705563 A BR 8705563A BR 8705563 A BR8705563 A BR 8705563A
- Authority
- BR
- Brazil
- Prior art keywords
- frequency
- input
- regulating
- output
- quartz crystal
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Networks Using Active Elements (AREA)
- Optical Communication System (AREA)
- Manipulation Of Pulses (AREA)
- Amplifiers (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE3635641 | 1986-10-20 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| BR8705563A true BR8705563A (pt) | 1988-05-24 |
Family
ID=6312064
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| BR8705563A BR8705563A (pt) | 1986-10-20 | 1987-10-19 | Circuito de regulagem de fase |
Country Status (11)
| Country | Link |
|---|---|
| US (1) | US4820994A (pt) |
| EP (1) | EP0266588B1 (pt) |
| JP (1) | JPS63109609A (pt) |
| AT (1) | ATE64049T1 (pt) |
| AU (1) | AU579962B2 (pt) |
| BR (1) | BR8705563A (pt) |
| CA (1) | CA1273413A (pt) |
| DE (1) | DE3770410D1 (pt) |
| ES (1) | ES2022256B3 (pt) |
| GR (1) | GR3002111T3 (pt) |
| NO (1) | NO874371L (pt) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DK163397C (da) * | 1988-06-24 | 1992-07-13 | Nordiske Kabel Traad | Fremgangsmaade ved regulering af en taktgenerators fase i forhold til et datasignal |
| JPH0273722A (ja) * | 1988-09-09 | 1990-03-13 | Nec Corp | Ｐｌｌ方式オフセット周波数合成回路 |
| AR241983A1 (es) * | 1989-03-23 | 1993-01-29 | Siemens Ag | Disposicion de circuito para transformar una secuencia discontinua de pulsos de reloj de entrada en una secuencia continua de pulsos de reloj de salida con la misma cantidad de pulsos. |
| SE466474B (sv) * | 1990-07-10 | 1992-02-17 | Ericsson Telefon Ab L M | Faslaasningskrets foer jitterreducering i digitalt multiplexsystem |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| BE786798A (fr) * | 1971-07-29 | 1973-01-29 | Int Standard Electric Corp | Boucle d'asservissement en phase pour demultiplexeur de signauxmic |
| US3883817A (en) * | 1973-08-20 | 1975-05-13 | Nasa | Digital phase-locked loop |
| US4019153A (en) * | 1974-10-07 | 1977-04-19 | The Charles Stark Draper Laboratory, Inc. | Digital phase-locked loop filter |
| US4242639A (en) * | 1978-09-05 | 1980-12-30 | Ncr Corporation | Digital phase lock circuit |
| DE2925391A1 (de) * | 1979-06-21 | 1981-01-15 | Hertz Inst Heinrich | Verfahren zur uebermittlung von zeitmultiplexsignalen in einem digitalen nachrichtennetz |
| AU534342B2 (en) * | 1980-02-13 | 1984-01-19 | Motorola, Inc. | An improved frequency synthesizer using multiple dual modules prescalers |
| EP0204894B1 (de) * | 1985-06-10 | 1991-08-28 | Siemens-Albis Aktiengesellschaft | Taktregenerator |
| US4679004A (en) * | 1985-09-03 | 1987-07-07 | Nec Corporation | Frequency synthesizer of a phase-locked type with a sampling circuit |
-
1987
- 1987-10-07 US US07/105,670 patent/US4820994A/en not_active Expired - Fee Related
- 1987-10-13 DE DE8787114958T patent/DE3770410D1/de not_active Expired - Fee Related
- 1987-10-13 AT AT87114958T patent/ATE64049T1/de not_active IP Right Cessation
- 1987-10-13 ES ES87114958T patent/ES2022256B3/es not_active Expired - Lifetime
- 1987-10-13 EP EP87114958A patent/EP0266588B1/de not_active Expired - Lifetime
- 1987-10-16 CA CA000549458A patent/CA1273413A/en not_active Expired - Fee Related
- 1987-10-19 AU AU79906/87A patent/AU579962B2/en not_active Ceased
- 1987-10-19 JP JP62261945A patent/JPS63109609A/ja active Granted
- 1987-10-19 BR BR8705563A patent/BR8705563A/pt not_active IP Right Cessation
- 1987-10-20 NO NO874371A patent/NO874371L/no unknown
-
1991
- 1991-06-12 GR GR90401180T patent/GR3002111T3/el unknown
Also Published As
| Publication number | Publication date |
|---|---|
| DE3770410D1 (de) | 1991-07-04 |
| EP0266588A1 (de) | 1988-05-11 |
| ES2022256B3 (es) | 1991-12-01 |
| GR3002111T3 (en) | 1992-12-30 |
| AU7990687A (en) | 1988-04-21 |
| NO874371L (no) | 1988-04-21 |
| JPH0445011B2 (pt) | 1992-07-23 |
| CA1273413A (en) | 1990-08-28 |
| US4820994A (en) | 1989-04-11 |
| AU579962B2 (en) | 1988-12-15 |
| NO874371D0 (no) | 1987-10-20 |
| ATE64049T1 (de) | 1991-06-15 |
| JPS63109609A (ja) | 1988-05-14 |
| EP0266588B1 (de) | 1991-05-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB1457765A (en) | Frequency divider circuit | |
| US4207539A (en) | Frequency synthesizer | |
| BR8705563A (pt) | Circuito de regulagem de fase | |
| SE9402321D0 (sv) | Digital faskomparator | |
| GB2227136A (en) | Frequency tracking system | |
| GB1229376A (pt) | ||
| US5347558A (en) | Input frequency converter to increase input frequency range of a synchronous delay line | |
| JPS5787241A (en) | Phase synchronizing circuit for optional frequency conversion | |
| JPS56110363A (en) | Multiplexing circuit using pll | |
| SU708255A1 (ru) | Устройство дл измерени отклонений частоты от номинального значени | |
| SU907506A2 (ru) | Генератор калиброванных интервалов времени | |
| SU921097A1 (ru) | Делитель частоты с переменным коэффициентом делени | |
| SU799103A1 (ru) | Фазовый дискриминатор | |
| GB1503936A (en) | Synchronised clock | |
| SU894693A1 (ru) | Управл емый генератор синхроимпульсов | |
| JPH0321119A (ja) | Ｐｌｌ回路 | |
| SU1124424A1 (ru) | Импульсный частотно-фазовый детектор | |
| JPH07326963A (ja) | デジタルｐｌｌ回路 | |
| SU1042188A1 (ru) | Цифровой синтезатор частот | |
| SU1441329A1 (ru) | Калибратор фазовых сдвигов | |
| SU714673A1 (ru) | Резервированный генератор импульсов | |
| SU1166331A1 (ru) | Устройство формировани синхронизирующих последовательностей | |
| SU1288907A1 (ru) | Устройство фазовой автоподстройки частоты | |
| SU569001A1 (ru) | Управл емый цифровой делитель частоты дл систем фазовой автоподстройки частоты | |
| JPS6413833A (en) | Frame synchronizing clock generating circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| B21A | Patent or certificate of addition expired [chapter 21.1 patent gazette] |
Free format text: PATENTE EXTINTA EM 19/10/2002 |