NO861862L - Fremgangsmaate og anordning for synkronisering av de fremre kanter av et signalpar som har et forutbestemt innbyrdes forhold. - Google Patents

Fremgangsmaate og anordning for synkronisering av de fremre kanter av et signalpar som har et forutbestemt innbyrdes forhold.

Info

Publication number
NO861862L
NO861862L NO861862A NO861862A NO861862L NO 861862 L NO861862 L NO 861862L NO 861862 A NO861862 A NO 861862A NO 861862 A NO861862 A NO 861862A NO 861862 L NO861862 L NO 861862L
Authority
NO
Norway
Prior art keywords
flip
circuit
flop
pair
synchronizing
Prior art date
Application number
NO861862A
Other languages
English (en)
Other versions
NO171617C (no
NO171617B (no
Inventor
Srikumar R Chandran
Mark S Walker
Original Assignee
Tandem Computers Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tandem Computers Inc filed Critical Tandem Computers Inc
Publication of NO861862L publication Critical patent/NO861862L/no
Publication of NO171617B publication Critical patent/NO171617B/no
Publication of NO171617C publication Critical patent/NO171617C/no

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/151—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with two complementary outputs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/0045—Correction by a latch cascade

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • General Physics & Mathematics (AREA)
  • Signal Processing (AREA)
  • General Engineering & Computer Science (AREA)
  • Hardware Redundancy (AREA)
  • Synchronizing For Television (AREA)
  • Moving Of Heads (AREA)
  • Machines For Laying And Maintaining Railways (AREA)
  • Railway Tracks (AREA)
  • Emergency Protection Circuit Devices (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Microwave Amplifiers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Manipulation Of Pulses (AREA)
  • Tests Of Electronic Circuits (AREA)
NO861862A 1985-05-10 1986-05-09 Anordning for synkronisering av de fremre kanter av et signalpar som har et forutbestemt innbyrdes forhold NO171617C (no)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/733,293 US4700346A (en) 1985-05-10 1985-05-10 Self-checking, dual railed, leading edge synchronizer

Publications (3)

Publication Number Publication Date
NO861862L true NO861862L (no) 1986-11-11
NO171617B NO171617B (no) 1992-12-28
NO171617C NO171617C (no) 1993-04-07

Family

ID=24947021

Family Applications (1)

Application Number Title Priority Date Filing Date
NO861862A NO171617C (no) 1985-05-10 1986-05-09 Anordning for synkronisering av de fremre kanter av et signalpar som har et forutbestemt innbyrdes forhold

Country Status (9)

Country Link
US (1) US4700346A (no)
EP (1) EP0202085B1 (no)
JP (1) JPS6231440A (no)
AT (1) ATE81427T1 (no)
AU (1) AU566221B2 (no)
CA (1) CA1253926A (no)
DE (1) DE3686902T2 (no)
MX (1) MX164336B (no)
NO (1) NO171617C (no)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU568977B2 (en) 1985-05-10 1988-01-14 Tandem Computers Inc. Dual processor error detection system
FR2608863B1 (fr) * 1986-12-19 1994-04-29 Nec Corp Circuit integre logique comportant des bascules electroniques d'entree et de sortie pour stabiliser les durees des impulsions
US4821295A (en) * 1987-11-30 1989-04-11 Tandem Computers Incorporated Two-stage synchronizer
US5117442A (en) * 1988-12-14 1992-05-26 National Semiconductor Corporation Methods and circuits for synchronizing signals in a modular redundant fault tolerant computer system
EP0379279A3 (en) * 1989-01-17 1991-09-11 Marconi Instruments Limited Data transmission synchroniser
US5128947A (en) * 1989-06-30 1992-07-07 Motorola, Inc. Self-checking memory cell array apparatus
US5032743A (en) * 1990-05-09 1991-07-16 National Semiconductor Corporation Skew clamp
US5384781A (en) * 1991-02-11 1995-01-24 Tektronix, Inc. Automatic skew calibration for multi-channel signal sources
US5260952A (en) * 1991-04-30 1993-11-09 Ibm Corporation Fault tolerant logic system
US6097775A (en) * 1998-02-17 2000-08-01 Lsi Logic Corporation Method and apparatus for synchronously transferring signals between clock domains
US6173351B1 (en) * 1998-06-15 2001-01-09 Sun Microsystems, Inc. Multi-processor system bridge
US6617901B1 (en) 2001-04-27 2003-09-09 Cypress Semiconductor Corp. Master/dual-slave D type flip-flop
US7506293B2 (en) * 2006-03-22 2009-03-17 Synopsys, Inc. Characterizing sequential cells using interdependent setup and hold times, and utilizing the sequential cell characterizations in static timing analysis
US11025240B2 (en) 2016-12-14 2021-06-01 Mediatek Inc. Circuits for delay mismatch compensation and related methods
KR102617240B1 (ko) * 2017-02-28 2023-12-27 에스케이하이닉스 주식회사 반도체 장치

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BE788129A (fr) * 1971-08-30 1973-02-28 Siemens Ag Element de memoire electronique pour installations de traitement de donnees digitales a haute fiabilite en particulier pourle service de securite ferroviaire
DE2938228C2 (de) * 1979-09-21 1982-02-25 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Verfahren und Schaltung zur Synchronisation
US4342112A (en) * 1980-09-08 1982-07-27 Rockwell International Corporation Error checking circuit
US4328583A (en) * 1980-09-08 1982-05-04 Rockwell International Corporation Data bus fault detector
JPS5854756A (ja) * 1981-09-28 1983-03-31 Hitachi Ltd 多重伝送システムの信号診断方法およびその診断装置
US4525635A (en) * 1982-12-15 1985-06-25 Rca Corporation Transient signal suppression circuit
US4551836A (en) * 1983-06-22 1985-11-05 Gte Automatic Electric Incorporated Cross-copy arrangement for synchronizing error detection clock signals in a duplex digital system
US4589066A (en) * 1984-05-31 1986-05-13 General Electric Company Fault tolerant, frame synchronization for multiple processor systems

Also Published As

Publication number Publication date
AU566221B2 (en) 1987-10-15
JPS6231440A (ja) 1987-02-10
ATE81427T1 (de) 1992-10-15
EP0202085A2 (en) 1986-11-20
MX164336B (es) 1992-08-04
JPH04303B2 (no) 1992-01-07
DE3686902T2 (de) 1993-02-18
NO171617C (no) 1993-04-07
CA1253926A (en) 1989-05-09
EP0202085B1 (en) 1992-10-07
NO171617B (no) 1992-12-28
AU5720386A (en) 1986-11-13
DE3686902D1 (de) 1992-11-12
EP0202085A3 (en) 1988-03-16
US4700346A (en) 1987-10-13

Similar Documents

Publication Publication Date Title
NO861862L (no) Fremgangsmaate og anordning for synkronisering av de fremre kanter av et signalpar som har et forutbestemt innbyrdes forhold.
SE8405090L (sv) Vlsi-krets som er uppdelad i isokrona regioner, sett for maskinell konstruktion av en sadan krets och sett for maskinell testning av en sadan krets
AU1082099A (en) Method and apparatus for coupling signals between two circuits operating in different clock domains
TW373368B (en) Separate set/reset paths for time critical signals
JPH03237832A (ja) データ・クロックのタイミング合わせ回路
KR840004282A (ko) 동기회로
KR900014970A (ko) 동기 회로
EP0362691A3 (en) Anti-clock skew distribution apparatus
EP0344426A3 (en) Self-checking majority voting logic for fault tolerant computing applications
SE7903969L (sv) Anordning for tidmultiplex dataoverforing vid en samlingsanordning
CA2096628A1 (en) Clock phase alignment
ATE61176T1 (de) In integrierter technik hergestellter baustein zur erstellung integrierter schaltungen.
KR950009421A (ko) 자기동기형 반도체집적회로장치
CA2153127A1 (en) Application-Specific Integrated Circuits Having Programmable Functions
US3986128A (en) Phase selective device
US2864953A (en) Microwave pulse circuits
JPH03280682A (ja) キーイングパルス処理回路
SU1644147A1 (ru) Мажоритарно-резервированное устройство
ES336626A1 (es) Mejoras en sistemas de transmision de codigo de impulsos.
JPH04233014A (ja) コンピュータ・システム
EP0469381A3 (en) Method for dynamic testing of digital logical circuits
SU922709A1 (ru) Устройство дл синхронизации вычислительной системы
JPS63254827A (ja) デコ−ド回路
SE9203882D0 (sv) Saett och anordning foer minimering av scew
JPS62213337A (ja) フレ−ム同期保護方式

Legal Events

Date Code Title Description
MM1K Lapsed by not paying the annual fees

Free format text: LAPSED IN NOVEMBER 2000