NO20051713L - Fremgangsmate for a fabrikere en selvinnstillende ikke-flyktig minnecelle - Google Patents

Fremgangsmate for a fabrikere en selvinnstillende ikke-flyktig minnecelle

Info

Publication number
NO20051713L
NO20051713L NO20051713A NO20051713A NO20051713L NO 20051713 L NO20051713 L NO 20051713L NO 20051713 A NO20051713 A NO 20051713A NO 20051713 A NO20051713 A NO 20051713A NO 20051713 L NO20051713 L NO 20051713L
Authority
NO
Norway
Prior art keywords
small
floating gate
intermediate layer
self
layer
Prior art date
Application number
NO20051713A
Other languages
English (en)
Inventor
Bohumil Lojek
Alan L Renninger
Original Assignee
Atmel Corp A Delaware Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Atmel Corp A Delaware Corp filed Critical Atmel Corp A Delaware Corp
Publication of NO20051713L publication Critical patent/NO20051713L/no

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/788Field effect transistors with field effect produced by an insulated gate with floating gate
    • H01L29/7881Programmable transistors with only two possible levels of programmation
    • H01L29/7883Programmable transistors with only two possible levels of programmation charging by tunnelling of carriers, e.g. Fowler-Nordheim tunnelling
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28123Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects
    • H01L21/28141Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects insulating part of the electrode is defined by a sidewall spacer, e.g. dummy spacer, or a similar technique, e.g. oxidation under mask, plating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76895Local interconnects; Local pads, as exemplified by patent document EP0896365
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401Multistep manufacturing processes
    • H01L29/4011Multistep manufacturing processes for data storage electrodes
    • H01L29/40114Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42324Gate electrodes for transistors with a floating gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42324Gate electrodes for transistors with a floating gate
    • H01L29/42328Gate electrodes for transistors with a floating gate with at least one additional gate other than the floating gate and the control gate, e.g. program gate, erase gate or select gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66825Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)

Abstract

En selvinnstillende ikke-volatil mirmecelle (200) som omfatter et lite sideveggs- mellomsjikt (239) som er elektrisk koblet og plassert ved siden av et hovedflytende portelekttode-område (212) avdekkes. Både det lille sideveggs-mellomsjiktet og hoved- flytende portelekttode-området formes på et substtat (204) og begge former den flytende portelekttoden til den ikke-volatile mirmecellen. Begge isoleres elektrisk fra substtatet av et oksidsjikt (208, 232, 242) som er tynnere (260, 232,242) mellom det lille sideveggs-mellomsjiktet og substtatet; og tykkere (263, 208) mellom hovedflytende portelekttode-området og substtatet. Det lille sideveggs-mellomsjiktet kan lages lite; og derfor kan også det tyrme oksid-sjikt-arealet lages lite for å skape en liten bane som elekttoner kan turmelere gjermom og irm i den flytende portelekttoden.
NO20051713A 2002-09-06 2005-04-06 Fremgangsmate for a fabrikere en selvinnstillende ikke-flyktig minnecelle NO20051713L (no)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/236,670 US6624029B2 (en) 2000-11-30 2002-09-06 Method of fabricating a self-aligned non-volatile memory cell
PCT/US2003/024106 WO2004023543A1 (en) 2002-09-06 2003-07-31 Method of fabricating a self-aligned non-volatile memory cell

Publications (1)

Publication Number Publication Date
NO20051713L true NO20051713L (no) 2005-05-19

Family

ID=31977662

Family Applications (1)

Application Number Title Priority Date Filing Date
NO20051713A NO20051713L (no) 2002-09-06 2005-04-06 Fremgangsmate for a fabrikere en selvinnstillende ikke-flyktig minnecelle

Country Status (10)

Country Link
US (1) US6624029B2 (no)
EP (1) EP1552549A4 (no)
JP (1) JP2005538549A (no)
KR (1) KR20050035876A (no)
CN (1) CN1682361A (no)
AU (1) AU2003269929A1 (no)
CA (1) CA2494527A1 (no)
NO (1) NO20051713L (no)
TW (1) TWI236734B (no)
WO (1) WO2004023543A1 (no)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6831325B2 (en) * 2002-12-20 2004-12-14 Atmel Corporation Multi-level memory cell with lateral floating spacers
US6878986B2 (en) * 2003-03-31 2005-04-12 Taiwan Semiconductor Manufacturing Co., Ltd. Embedded flash memory cell having improved programming and erasing efficiency
US20050239250A1 (en) * 2003-08-11 2005-10-27 Bohumil Lojek Ultra dense non-volatile memory array
US7154779B2 (en) * 2004-01-21 2006-12-26 Sandisk Corporation Non-volatile memory cell using high-k material inter-gate programming
US7476926B2 (en) * 2005-01-06 2009-01-13 International Business Machines Corporation Eraseable nonvolatile memory with sidewall storage
US8099783B2 (en) * 2005-05-06 2012-01-17 Atmel Corporation Security method for data protection
US20080119022A1 (en) * 2006-11-22 2008-05-22 Atmel Corporation Method of making eeprom transistors
US8642441B1 (en) 2006-12-15 2014-02-04 Spansion Llc Self-aligned STI with single poly for manufacturing a flash memory device
US8320191B2 (en) 2007-08-30 2012-11-27 Infineon Technologies Ag Memory cell arrangement, method for controlling a memory cell, memory array and electronic device
US9318337B2 (en) * 2013-09-17 2016-04-19 Texas Instruments Incorporated Three dimensional three semiconductor high-voltage capacitors

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4833096A (en) 1988-01-19 1989-05-23 Atmel Corporation EEPROM fabrication process
US5021848A (en) 1990-03-13 1991-06-04 Chiu Te Long Electrically-erasable and electrically-programmable memory storage devices with self aligned tunnel dielectric area and the method of fabricating thereof
US5108939A (en) * 1990-10-16 1992-04-28 National Semiconductor Corp. Method of making a non-volatile memory cell utilizing polycrystalline silicon spacer tunnel region
US5618742A (en) 1992-01-22 1997-04-08 Macronix Internatioal, Ltd. Method of making flash EPROM with conductive sidewall spacer contacting floating gate
US5477068A (en) 1992-03-18 1995-12-19 Rohm Co., Ltd. Nonvolatile semiconductor memory device
US5640031A (en) 1993-09-30 1997-06-17 Keshtbod; Parviz Spacer flash cell process
US5479368A (en) 1993-09-30 1995-12-26 Cirrus Logic, Inc. Spacer flash cell device with vertically oriented floating gate
JP3403877B2 (ja) 1995-10-25 2003-05-06 三菱電機株式会社 半導体記憶装置とその製造方法
KR100192546B1 (ko) * 1996-04-12 1999-06-15 구본준 플래쉬 메모리 및 이의 제조방법
DE19638969C2 (de) 1996-09-23 2002-05-16 Mosel Vitelic Inc EEPROM mit einem Polydistanz-Floating-Gate und Verfahren zu deren Herstellung
US5963806A (en) 1996-12-09 1999-10-05 Mosel Vitelic, Inc. Method of forming memory cell with built-in erasure feature
JP3183396B2 (ja) 1997-11-20 2001-07-09 日本電気株式会社 不揮発性半導体記憶装置およびその製造方法
JPH11186416A (ja) 1997-12-19 1999-07-09 Rohm Co Ltd 不揮発性半導体記憶装置およびその製造方法
US5972752A (en) 1997-12-29 1999-10-26 United Semiconductor Corp. Method of manufacturing a flash memory cell having a tunnel oxide with a long narrow top profile
US6043530A (en) 1998-04-15 2000-03-28 Chang; Ming-Bing Flash EEPROM device employing polysilicon sidewall spacer as an erase gate
US6074914A (en) 1998-10-30 2000-06-13 Halo Lsi Design & Device Technology, Inc. Integration method for sidewall split gate flash transistor
US6479351B1 (en) * 2000-11-30 2002-11-12 Atmel Corporation Method of fabricating a self-aligned non-volatile memory cell

Also Published As

Publication number Publication date
EP1552549A4 (en) 2008-06-04
WO2004023543A1 (en) 2004-03-18
EP1552549A1 (en) 2005-07-13
TW200406890A (en) 2004-05-01
JP2005538549A (ja) 2005-12-15
US20030013255A1 (en) 2003-01-16
TWI236734B (en) 2005-07-21
AU2003269929A1 (en) 2004-03-29
US6624029B2 (en) 2003-09-23
KR20050035876A (ko) 2005-04-19
CN1682361A (zh) 2005-10-12
CA2494527A1 (en) 2004-03-18

Similar Documents

Publication Publication Date Title
NO20051713L (no) Fremgangsmate for a fabrikere en selvinnstillende ikke-flyktig minnecelle
US9281202B2 (en) Nonvolatile memory cell and method for fabricating the same
GB2438331A (en) Quantum well transistor using high dielectric constant dielectric layer
US20150171098A1 (en) Metal floating gate composite 3d nand memory devices and associated methods
KR100936627B1 (ko) 플래시 메모리 소자 및 이의 제조 방법
US20090011588A1 (en) Flash Memory and Methods of Fabricating Flash Memory
TW200629529A (en) Memory device having trapezoidal bitlines and method of fabricating same
TW200518268A (en) Improved method for manufacturing a 2-transistor memory cell, and improved memory cell thus obtained
TW494542B (en) Fabrication method of split-gate flash memory
TW200514211A (en) Nonvolatile memory fabrication methods comprising lateral recessing of dielectric sidewalls at substrate isolation regions
US6245614B1 (en) Method of manufacturing a split-gate flash memory cell with polysilicon spacers
TW200707647A (en) Semiconductor device and fabrication method therefor
JP2006253627A (ja) フラッシュメモリ素子の製造方法
CN105118866A (zh) 浮栅型闪存结构及其制备方法
TW200638515A (en) Non-volatile memory and fabricating method thereof and operation thereof
KR100672723B1 (ko) 플래시 메모리 소자의 제조방법
US20090142914A1 (en) Method for Manufacturing Semiconductor Device
KR20040061972A (ko) 비휘발성 메모리 소자의 제조방법
US20120225528A1 (en) Floating gate flash cell device and method for partially etching silicon gate to form the same
US6365449B1 (en) Process for making a non-volatile memory cell with a polysilicon spacer defined select gate
KR100676599B1 (ko) 플래쉬 메모리 소자의 제조방법
KR100673227B1 (ko) 플래시 메모리 소자의 제조방법
KR100684437B1 (ko) 반도체 소자 제조 방법
KR100295692B1 (ko) 플래시 메모리 제조방법
TW202318638A (zh) 電子抹除式可複寫唯讀記憶體單元及其形成方法