NO20044880L - Fremgangsmate og anordning som gjor bruk av primfaktoralgoritme for optimalisert diskret Fourier-transformasjon - Google Patents

Fremgangsmate og anordning som gjor bruk av primfaktoralgoritme for optimalisert diskret Fourier-transformasjon

Info

Publication number
NO20044880L
NO20044880L NO20044880A NO20044880A NO20044880L NO 20044880 L NO20044880 L NO 20044880L NO 20044880 A NO20044880 A NO 20044880A NO 20044880 A NO20044880 A NO 20044880A NO 20044880 L NO20044880 L NO 20044880L
Authority
NO
Norway
Prior art keywords
dft
pfa
circuits
parallel
prime factor
Prior art date
Application number
NO20044880A
Other languages
English (en)
Inventor
Sharif M Shahrier
Peter Edward Becker
Ryan Samuel Buchert
Original Assignee
Interdigital Tech Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Interdigital Tech Corp filed Critical Interdigital Tech Corp
Publication of NO20044880L publication Critical patent/NO20044880L/no

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • G06F17/144—Prime factor Fourier transforms, e.g. Winograd transforms, number theoretic transforms
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Data Mining & Analysis (AREA)
  • Theoretical Computer Science (AREA)
  • Algebra (AREA)
  • Databases & Information Systems (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Discrete Mathematics (AREA)
  • Complex Calculations (AREA)
  • Radar Systems Or Details Thereof (AREA)

Abstract

Et apparat og en fremgangsmåte for DFT-behandling som utnytter primfaktoralgoritme (PFA) på et valgt antall P av midtpartibrikkeverdier mottatt av en CDMA-mottaker, hvor P har et antall på flere M av relative primfaktorer F, og DFT-prosessen deles opp i M påfølgende F-punkts DFT-prosesser. De P dataverdier trekkes ut fra minnet (501) med en enkelt port og permuteres selektivt av en regulator (560) for å danne parallelle hurtigbuffere (502, 503) for å optimalisere faktorering med tilordnede tvinnefaktorer lagret i parallelle registre (504, 505). De permuterte innganger blir faktorisert i to eller flere parallelle PFA-kretser (520, 52 1) som omfatter adderere og multipliserere anordnet for tilpasning av F-punkts DFT av en hvilken som helst størrelse. Utgangene fra PFAkretsene blir behandlet av konsolideringskretser (531-538, 541-548) som forberedelse for utgangspermutering av de verdier som sendes til minnet for påfølgende DFT-sykler.
NO20044880A 2002-04-11 2004-11-09 Fremgangsmate og anordning som gjor bruk av primfaktoralgoritme for optimalisert diskret Fourier-transformasjon NO20044880L (no)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/120,971 US6704760B2 (en) 2002-04-11 2002-04-11 Optimized discrete fourier transform method and apparatus using prime factor algorithm
PCT/US2003/011097 WO2003102809A1 (en) 2002-04-11 2003-04-10 Optimized discrete fourier transform method and apparatus using prime factor algorithm

Publications (1)

Publication Number Publication Date
NO20044880L true NO20044880L (no) 2005-01-03

Family

ID=28790220

Family Applications (1)

Application Number Title Priority Date Filing Date
NO20044880A NO20044880L (no) 2002-04-11 2004-11-09 Fremgangsmate og anordning som gjor bruk av primfaktoralgoritme for optimalisert diskret Fourier-transformasjon

Country Status (9)

Country Link
US (3) US6704760B2 (no)
EP (1) EP1493098A4 (no)
JP (1) JP4163178B2 (no)
KR (2) KR20050098967A (no)
CN (2) CN100346336C (no)
AU (1) AU2003237804A1 (no)
HK (1) HK1074269A1 (no)
NO (1) NO20044880L (no)
WO (1) WO2003102809A1 (no)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6847778B1 (en) * 1999-03-30 2005-01-25 Tivo, Inc. Multimedia visual progress indication system
US20030182342A1 (en) * 2002-03-25 2003-09-25 Murphy Charles Douglas Low-cost multiplication in small DFT butterflies
US20030212722A1 (en) * 2002-05-07 2003-11-13 Infineon Technologies Aktiengesellschaft. Architecture for performing fast fourier-type transforms
TW200602902A (en) * 2004-07-12 2006-01-16 Benq Corp Method of calculating FFT
JP4687948B2 (ja) * 2004-10-29 2011-05-25 ソニー株式会社 ディジタル信号処理装置、ディジタル信号処理方法及びプログラム並びに認証装置
CN100442272C (zh) * 2005-10-31 2008-12-10 凌阳科技股份有限公司 数字信号处理装置
KR100762281B1 (ko) * 2005-12-08 2007-10-01 한국전자통신연구원 고속 푸리에 변환 시스템의 메모리 주소 생성 방법 및 그를이용한 트위들 팩터 생성 장치
US20070299903A1 (en) * 2006-06-27 2007-12-27 Nokia Corporation Optimized DFT implementation
EP2250581B1 (en) * 2008-01-31 2015-09-02 Qualcomm Incorporated Device for dft calculation
WO2009128033A2 (en) * 2008-04-18 2009-10-22 Nxp B.V. System and method for configurable mixed radix fft architecture for multimode device
EP2144174A1 (en) 2008-07-07 2010-01-13 Mitsubishi Electric R&D Centre Europe B.V. Parallelized hardware architecture to compute different sizes of DFT
EP2144172A1 (en) 2008-07-07 2010-01-13 Mitsubishi Electric R&D Centre Europe B.V. Computation module to compute a multi radix butterfly to be used in DTF computation
EP2144173A1 (en) 2008-07-07 2010-01-13 Mitsubishi Electric R&D Centre Europe B.V. Hardware architecture to compute different sizes of DFT
AU2009291506A1 (en) * 2008-09-10 2010-03-18 Co-Operative Research Centre For Advanced Automotive Technology Ltd Method and device for computing matrices for Discrete Fourier Transform (DFT) coefficients
US8438204B2 (en) * 2008-12-18 2013-05-07 Lsi Corporation Apparatus for calculating an N-point discrete fourier transform
KR101183658B1 (ko) * 2008-12-19 2012-09-17 한국전자통신연구원 이산 퓨리에 변환의 고속 처리 장치 및 방법
KR101105399B1 (ko) * 2008-12-22 2012-01-17 한국전자통신연구원 직교주파수분할다중접속 시스템의 시간 동기 검출 장치 및 방법과 수신 장치
US20120131081A1 (en) * 2010-11-22 2012-05-24 Apple Inc. Hybrid Fast Fourier Transform
CN102609396A (zh) * 2012-01-19 2012-07-25 中国传媒大学 一种drm系统中离散傅里叶变换处理装置和方法
US8990281B2 (en) 2012-09-21 2015-03-24 International Business Machines Corporation Techniques for improving the efficiency of mixed radix fast fourier transform
CN105988973B (zh) * 2015-02-13 2019-04-19 上海澜至半导体有限公司 快速傅里叶变换/快速傅里叶变换的方法和电路

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4156920A (en) * 1977-06-30 1979-05-29 International Business Machines Corporation Computer system architecture for performing nested loop operations to effect a discrete Fourier transform
JPS6014386B2 (ja) 1978-12-25 1985-04-12 日本電信電話株式会社 離散的フ−リエ変換器
GB2084362B (en) * 1980-09-19 1984-07-11 Solartron Electronic Group Apparatus for performing the discrete fourier transform
US4604721A (en) * 1981-10-13 1986-08-05 Trw Inc. Computer and method for high speed prime factor transform
JPH05204810A (ja) 1992-01-29 1993-08-13 Fujitsu Ltd 電文通信方式
US6351759B1 (en) * 1999-02-26 2002-02-26 Trw Inc. Digital channelizer having efficient architecture for discrete fourier transformation and operation thereof
US6625630B1 (en) * 2000-06-05 2003-09-23 Dsp Group Ltd. Two cycle FFT

Also Published As

Publication number Publication date
US7720897B2 (en) 2010-05-18
EP1493098A4 (en) 2009-11-11
KR20040097339A (ko) 2004-11-17
CN101149730B (zh) 2010-06-23
JP2005522804A (ja) 2005-07-28
WO2003102809A1 (en) 2003-12-11
US6704760B2 (en) 2004-03-09
HK1074269A1 (en) 2005-11-04
CN101149730A (zh) 2008-03-26
JP4163178B2 (ja) 2008-10-08
US20060184598A1 (en) 2006-08-17
KR100686992B1 (ko) 2007-02-27
US20030195911A1 (en) 2003-10-16
AU2003237804A1 (en) 2003-12-19
EP1493098A1 (en) 2005-01-05
CN100346336C (zh) 2007-10-31
KR20050098967A (ko) 2005-10-12
US7028064B2 (en) 2006-04-11
CN1647066A (zh) 2005-07-27
US20040162867A1 (en) 2004-08-19

Similar Documents

Publication Publication Date Title
NO20044880L (no) Fremgangsmate og anordning som gjor bruk av primfaktoralgoritme for optimalisert diskret Fourier-transformasjon
CN111580866B (zh) 一种向量运算装置及运算方法
GB2383657A (en) Handler for floating-point denormalized numbers
US5471412A (en) Recycling and parallel processing method and apparatus for performing discrete cosine transform and its inverse
JP2005532741A5 (no)
WO2006116650A3 (en) Method, system and apparatus for a transformation engine for use in the processing of structured documents
MY150315A (en) Apparatus and method for performing permutation operations on data
FI20021984A0 (fi) Menetelmä ja järjestelmä laskuoperaatioiden suorittamiseksi ja laite
ATE493677T1 (de) Verfahren und vorrichtung zum berechnen der signalkorrelation
WO2007082043A3 (en) Method and apparatus for scheduling the processing of multimedia data in parallel processing systems
ATE450000T1 (de) Verfahren und vorrichtung für die befehlssatzarchitektur mit dyadischen digitalen signalverarbeitungsbefehlen
WO2017180276A1 (en) Composite field scaled affine transforms-based hardware accelerator
KR960042330A (ko) 푸리에변환 연산장치 및 방법
JP6256348B2 (ja) 高速フーリエ変換回路、高速フーリエ変換処理方法及び高速フーリエ変換処理プログラム
CN116113491A8 (zh) 等离子体处理的方法和装置
KR950033813A (ko) 데이타처리장치
US20070226285A1 (en) A high speed fft hardware architecture for an ofdm processor
WO2003083656A3 (en) Method and apparatus for context switching in computer operating systems
Ma et al. Accelerating SVD computation on FPGAs for DSP systems
US8417753B2 (en) Pipelined FFT circuit and transform method thereof
US9880974B2 (en) Folded butterfly module, pipelined FFT processor using the same, and control method of the same
CN109753629B (zh) 多粒度并行fft计算装置
KR101346367B1 (ko) 버터플라이 장치 및 이를 이용한 고속 퓨리에 변환 연산시스템
Ranjith et al. Analysis and design of SDF architecture for MIMO application
JP2006331186A (ja) Ｆｆｔ演算装置及びｆｆｔ演算方法

Legal Events

Date Code Title Description
FC2A Withdrawal, rejection or dismissal of laid open patent application