NL8901255A - Microcomputersysteem waarin opgenomen een cache-subsysteem onder gebruikmaking van geposte schrijfbewerkingen. - Google Patents

Microcomputersysteem waarin opgenomen een cache-subsysteem onder gebruikmaking van geposte schrijfbewerkingen. Download PDF

Info

Publication number
NL8901255A
NL8901255A NL8901255A NL8901255A NL8901255A NL 8901255 A NL8901255 A NL 8901255A NL 8901255 A NL8901255 A NL 8901255A NL 8901255 A NL8901255 A NL 8901255A NL 8901255 A NL8901255 A NL 8901255A
Authority
NL
Netherlands
Prior art keywords
bus
data
microprocessor
ready signal
address
Prior art date
Application number
NL8901255A
Other languages
English (en)
Dutch (nl)
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of NL8901255A publication Critical patent/NL8901255A/nl

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0888—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Microcomputers (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
  • Preparation Of Compounds By Using Micro-Organisms (AREA)
  • Hardware Redundancy (AREA)
  • Compositions Of Macromolecular Compounds (AREA)
  • Peptides Or Proteins (AREA)
  • Medicines Containing Material From Animals Or Micro-Organisms (AREA)
  • Information Transfer Systems (AREA)
  • Bus Control (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Mobile Radio Communication Systems (AREA)
NL8901255A 1988-05-26 1989-05-19 Microcomputersysteem waarin opgenomen een cache-subsysteem onder gebruikmaking van geposte schrijfbewerkingen. NL8901255A (nl)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US19889388A 1988-05-26 1988-05-26
US19889388 1988-05-26

Publications (1)

Publication Number Publication Date
NL8901255A true NL8901255A (nl) 1989-12-18

Family

ID=22735311

Family Applications (1)

Application Number Title Priority Date Filing Date
NL8901255A NL8901255A (nl) 1988-05-26 1989-05-19 Microcomputersysteem waarin opgenomen een cache-subsysteem onder gebruikmaking van geposte schrijfbewerkingen.

Country Status (24)

Country Link
EP (1) EP0343768B1 (no)
JP (1) JPH0218640A (no)
KR (1) KR930001585B1 (no)
CN (1) CN1019153B (no)
AT (1) ATE125051T1 (no)
AU (1) AU611288B2 (no)
BE (1) BE1002652A4 (no)
BR (1) BR8902381A (no)
CA (1) CA1314330C (no)
DE (2) DE68923402T2 (no)
DK (1) DK189789A (no)
ES (1) ES2075044T3 (no)
FI (1) FI891785A (no)
FR (1) FR2632095A1 (no)
GB (1) GB2219107A (no)
HK (1) HK23796A (no)
IT (1) IT1230190B (no)
MX (1) MX171667B (no)
MY (1) MY108557A (no)
NL (1) NL8901255A (no)
NO (1) NO174984C (no)
NZ (1) NZ228784A (no)
PT (1) PT90632B (no)
SE (1) SE8901305L (no)

Also Published As

Publication number Publication date
GB8904918D0 (en) 1989-04-12
EP0343768A2 (en) 1989-11-29
FI891785A (fi) 1989-11-27
DE68923402D1 (de) 1995-08-17
FI891785A0 (fi) 1989-04-14
ATE125051T1 (de) 1995-07-15
HK23796A (en) 1996-02-16
DE68923402T2 (de) 1996-03-07
DE3909909A1 (de) 1989-11-30
CA1314330C (en) 1993-03-09
FR2632095A1 (fr) 1989-12-01
PT90632B (pt) 1995-12-29
EP0343768A3 (en) 1991-03-20
AU611288B2 (en) 1991-06-06
DE3909909C2 (no) 1990-05-31
SE8901305L (sv) 1989-11-27
DK189789A (da) 1989-11-27
MX171667B (es) 1993-11-10
NO174984B (no) 1994-05-02
SE8901305D0 (sv) 1989-04-11
NO174984C (no) 1994-08-10
AU3409889A (en) 1989-11-30
NZ228784A (en) 1991-04-26
GB2219107A (en) 1989-11-29
KR890017614A (ko) 1989-12-16
CN1019153B (zh) 1992-11-18
NO891582D0 (no) 1989-04-18
NO891582L (no) 1989-11-27
IT1230190B (it) 1991-10-18
IT8920625A0 (it) 1989-05-24
EP0343768B1 (en) 1995-07-12
BR8902381A (pt) 1990-01-16
ES2075044T3 (es) 1995-10-01
KR930001585B1 (ko) 1993-03-05
JPH0218640A (ja) 1990-01-22
PT90632A (pt) 1989-11-30
MY108557A (en) 1996-10-31
CN1040875A (zh) 1990-03-28
BE1002652A4 (fr) 1991-04-23
DK189789D0 (da) 1989-04-19

Similar Documents

Publication Publication Date Title
US5045998A (en) Method and apparatus for selectively posting write cycles using the 82385 cache controller
JP2571673B2 (ja) 多重化バスを有する情報処理システムでバック・ツー・バック・データ転送を提供する方法および装置
NL8901282A (nl) Multi-bus microcomputersysteem met bus-arbitrage.
US5913045A (en) Programmable PCI interrupt routing mechanism
US5528764A (en) Bus system with cache snooping signals having a turnaround time between agents driving the bus for keeping the bus from floating for an extended period
DE3689198T2 (de) Systembus für Kommunikation zwischen Prozessoren.
US5408627A (en) Configurable multiport memory interface
US5919254A (en) Method and apparatus for switching between source-synchronous and common clock data transfer modes in a multiple processing system
US5327545A (en) Data processing apparatus for selectively posting write cycles using the 82385 cache controller
JPS6113618B2 (no)
NL8901326A (nl) Gegevensverwerkende apparatuur met selectief vooraf ophalen van instructies.
US4695944A (en) Computer system comprising a data, address and control signal bus which comprises a left bus and a right bus
US5175826A (en) Delayed cache write enable circuit for a dual bus microcomputer system with an 80386 and 82385
EP0512685B1 (en) Quadrature bus protocol for carrying out transactions in a computer system
JPH04213144A (ja) 高速データ・アクセス・システム
CA1322608C (en) System bus having multi-plexed command/id and data
US5446848A (en) Entry level data processing system which is expandable by a factor of two to a partitionable upgraded system with low overhead
NL8901255A (nl) Microcomputersysteem waarin opgenomen een cache-subsysteem onder gebruikmaking van geposte schrijfbewerkingen.
US6034545A (en) Macrocell for data processing circuit
US20020156966A1 (en) Dual port RAM with automatic write indicators
KR960007835B1 (ko) 다중 프로세서의 공통 메모리 억세스 장치
KR200224595Y1 (ko) 버스트 어드레스 생성장치
SU1674141A1 (ru) Устройство дл сопр жени двух микроЭВМ с общей пам тью
KR100268178B1 (ko) 캐쉬 기능을 가지는 피시아이 장치
JP2597484B2 (ja) データ転送方式

Legal Events

Date Code Title Description
A1A A request for search or an international-type search has been filed
BB A search report has been drawn up
BV The patent application has lapsed