NL8204870A - Inrichting met een door een opgeslagen programma gedicteerde besturing. - Google Patents

Inrichting met een door een opgeslagen programma gedicteerde besturing. Download PDF

Info

Publication number
NL8204870A
NL8204870A NL8204870A NL8204870A NL8204870A NL 8204870 A NL8204870 A NL 8204870A NL 8204870 A NL8204870 A NL 8204870A NL 8204870 A NL8204870 A NL 8204870A NL 8204870 A NL8204870 A NL 8204870A
Authority
NL
Netherlands
Prior art keywords
pla
register
output
bits
clock
Prior art date
Application number
NL8204870A
Other languages
English (en)
Dutch (nl)
Original Assignee
Western Electric Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Western Electric Co filed Critical Western Electric Co
Publication of NL8204870A publication Critical patent/NL8204870A/nl

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22—Microcontrol or microprogram arrangements
    • G06F9/226—Microinstruction function, e.g. input/output microinstruction; diagnostic microinstruction; microinstruction format

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Logic Circuits (AREA)
  • Complex Calculations (AREA)
  • Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
NL8204870A 1981-12-17 1982-12-16 Inrichting met een door een opgeslagen programma gedicteerde besturing. NL8204870A (nl)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US33168981 1981-12-17
US06/331,689 US4484260A (en) 1981-12-17 1981-12-17 Stored-program control machine

Publications (1)

Publication Number Publication Date
NL8204870A true NL8204870A (nl) 1983-07-18

Family

ID=23294949

Family Applications (1)

Application Number Title Priority Date Filing Date
NL8204870A NL8204870A (nl) 1981-12-17 1982-12-16 Inrichting met een door een opgeslagen programma gedicteerde besturing.

Country Status (9)

Country Link
US (1) US4484260A (fr)
JP (1) JPS58109936A (fr)
BE (1) BE895346A (fr)
CA (1) CA1180819A (fr)
DE (1) DE3246212A1 (fr)
FR (1) FR2518778B1 (fr)
GB (1) GB2112977B (fr)
IT (1) IT1154640B (fr)
NL (1) NL8204870A (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3410054A1 (de) 1984-03-19 1985-09-19 Siemens AG, 1000 Berlin und 8000 München Befehlsdecoder fuer ein steuerwerk eines prozessors
US5321845A (en) * 1987-09-09 1994-06-14 Hitachi, Ltd. Single-chip microcomputer including non-volatile memory elements
JP3063006B2 (ja) * 1989-02-08 2000-07-12 インテル・コーポレーション マイクロプログラムされるコンピュータ装置及びマイクロコードシーケンスメモリをアドレツシングする方法
US6105125A (en) * 1997-11-12 2000-08-15 National Semiconductor Corporation High speed, scalable microcode based instruction decoder for processors using split microROM access, dynamic generic microinstructions, and microcode with predecoded instruction information
US6940418B2 (en) 1999-05-04 2005-09-06 Intellimats, Llc Electronic floor display cleaning system and protective cover

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT944468B (it) * 1971-12-29 1973-04-20 Honeywell Inf Systems Sistema di decodifica adattiva a piu livelli per microistruzioni
US3760369A (en) * 1972-06-02 1973-09-18 Ibm Distributed microprogram control in an information handling system
DE2455178C2 (de) * 1974-11-21 1982-12-23 Siemens AG, 1000 Berlin und 8000 München Integrierte, programmierbare Logikanordnung
US4034356A (en) * 1975-12-03 1977-07-05 Ibm Corporation Reconfigurable logic array
US4354228A (en) * 1979-12-20 1982-10-12 International Business Machines Corporation Flexible processor on a single semiconductor substrate using a plurality of arrays
JPS56153839A (en) * 1980-04-30 1981-11-28 Nec Corp Pla logical operation circuit
US4399516A (en) * 1981-02-10 1983-08-16 Bell Telephone Laboratories, Incorporated Stored-program control machine

Also Published As

Publication number Publication date
FR2518778B1 (fr) 1985-11-08
JPS58109936A (ja) 1983-06-30
IT1154640B (it) 1987-01-21
FR2518778A1 (fr) 1983-06-24
DE3246212A1 (de) 1983-06-30
IT8224810A0 (it) 1982-12-16
CA1180819A (fr) 1985-01-08
BE895346A (fr) 1983-03-31
IT8224810A1 (it) 1984-06-16
GB2112977A (en) 1983-07-27
GB2112977B (en) 1985-10-09
US4484260A (en) 1984-11-20

Similar Documents

Publication Publication Date Title
US4833655A (en) FIFO memory with decreased fall-through delay
US4591979A (en) Data-flow-type digital processing apparatus
US7971038B2 (en) Asynchronous ripple pipeline
US5534796A (en) Self-clocking pipeline register
NL8900608A (nl) Programmeerbare verwerkingsinrichting voor integratie op grote schaal.
JP3338051B2 (ja) 非同期パイプラインにおける条件検出
JPH07105002A (ja) 計算機システム
US4399516A (en) Stored-program control machine
JPH0155499B2 (fr)
US5253349A (en) Decreasing processing time for type 1 dyadic instructions
NL8204870A (nl) Inrichting met een door een opgeslagen programma gedicteerde besturing.
AU9502098A (en) Autonomously cycling data processing architecture
JPH04215129A (ja) 連続指令実行方法及び装置
JP3493369B2 (ja) コンピュータ
US6707831B1 (en) Mechanism for data forwarding
US3400259A (en) Multifunction adder including multistage carry chain register with conditioning means
Bunyk et al. Design of an RSFQ microprocessor
USRE32858E (en) Stored-program control machine
de Oliveira et al. Miriã: a CAD tool to synthesize multi-burst controllers for heterogeneous systems
US5784634A (en) Pipelined CPU with instruction fetch, execution and write back stages
JP2567530B2 (ja) Ｃｍｏｓ論理回路
JP2515724B2 (ja) 画像処理装置
JP2520525B2 (ja) システムにおけるエラ―検知および出力方法
US3559189A (en) Serialized register data processing system
JPH0562388B2 (fr)

Legal Events

Date Code Title Description
A85 Still pending on 85-01-01
BA A request for search or an international-type search has been filed
BB A search report has been drawn up
BV The patent application has lapsed