NL7703942A - Semiconductor device with pairs of complementary bipolar transistors - has a high density and has undamaged crystalline surfaces - Google Patents
Semiconductor device with pairs of complementary bipolar transistors - has a high density and has undamaged crystalline surfacesInfo
- Publication number
- NL7703942A NL7703942A NL7703942A NL7703942A NL7703942A NL 7703942 A NL7703942 A NL 7703942A NL 7703942 A NL7703942 A NL 7703942A NL 7703942 A NL7703942 A NL 7703942A NL 7703942 A NL7703942 A NL 7703942A
- Authority
- NL
- Netherlands
- Prior art keywords
- layer
- mask
- zone
- etching
- semiconducting
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title abstract 2
- 230000000295 complement effect Effects 0.000 title 1
- 239000010410 layer Substances 0.000 abstract 17
- 238000005530 etching Methods 0.000 abstract 7
- 230000000873 masking effect Effects 0.000 abstract 4
- 239000000463 material Substances 0.000 abstract 2
- 239000002245 particle Substances 0.000 abstract 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract 1
- 230000015572 biosynthetic process Effects 0.000 abstract 1
- 238000009792 diffusion process Methods 0.000 abstract 1
- 238000007688 edging Methods 0.000 abstract 1
- 239000012777 electrically insulating material Substances 0.000 abstract 1
- 229910052710 silicon Inorganic materials 0.000 abstract 1
- 239000010703 silicon Substances 0.000 abstract 1
- 239000002344 surface layer Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
- H01L21/225—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
- H01L21/2251—Diffusion into or out of group IV semiconductors
- H01L21/2254—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides
- H01L21/2257—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides the applied layer being silicon or silicide or SIPOS, e.g. polysilicon, porous silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/082—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including bipolar components only
- H01L27/0821—Combination of lateral and vertical transistors only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/082—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including bipolar components only
- H01L27/0823—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including bipolar components only including vertical bipolar transistors only
- H01L27/0826—Combination of vertical complementary transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/73—Bipolar junction transistors
- H01L29/732—Vertical transistors
- H01L29/7325—Vertical transistors having an emitter-base junction leaving at a main surface and a base-collector junction leaving at a peripheral surface of the body, e.g. mesa planar transistor
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Drying Of Semiconductors (AREA)
- Bipolar Transistors (AREA)
- Element Separation (AREA)
Abstract
A semiconductor is mfd. by providing a surface of a semiconducting zone with a pattern of an electrically insulating material which encloses sections of the zone in the form of islands. The surface is given a doped Si layer, and on this layer, a layer of another material is applied from which an etching mask is formed. Etching then removes those sections of the Si layer which are not under the mask, whilst under etching forms free edges round the mask. The edge of the Si layer and the surface beneath the free edges of the mask are then provided with electrically insulating layer. A first surface zone is produced by diffusion from the doped Si layer and this is followed by the formation of a second surface layer. Doping material is introduced into a zone of the semiconducting surface not covered by the mask, which is limited by the projection of the free edge of the mask; the doped silicon layer being set up, partly on the semiconducting zone in the form of an island and partly on the insulating pattern. After the free edges have been formed by under etching, the insulating layer is applied to the edge of the Si layer and the adjacent surface. The insulating layer is coated with a masking layer and this is subjected to a particle bombardment, during which the edging zone of the etching mask is shielded against this bombardment. Only bombarded sections of the masking layer and then removed by selective etching exclusively from a surface section adjacent to the masking layer, but not under the free edges of the etching mask. Uncovered parts of the insulating layer are also removed; the first and second surface zones having been applied so as to border on the insulating pattern. Minimal number of masking and operational steps are employed in which the splitting off of excess particles of the oxide layer, - a cause of damage to the semiconducting layer - is avoided.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL7703942A NL7703942A (en) | 1977-04-12 | 1977-04-12 | Semiconductor device with pairs of complementary bipolar transistors - has a high density and has undamaged crystalline surfaces |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL7703942A NL7703942A (en) | 1977-04-12 | 1977-04-12 | Semiconductor device with pairs of complementary bipolar transistors - has a high density and has undamaged crystalline surfaces |
Publications (1)
Publication Number | Publication Date |
---|---|
NL7703942A true NL7703942A (en) | 1978-10-16 |
Family
ID=19828333
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NL7703942A NL7703942A (en) | 1977-04-12 | 1977-04-12 | Semiconductor device with pairs of complementary bipolar transistors - has a high density and has undamaged crystalline surfaces |
Country Status (1)
Country | Link |
---|---|
NL (1) | NL7703942A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0026953A1 (en) * | 1979-10-08 | 1981-04-15 | Koninklijke Philips Electronics N.V. | Method of manufacturing a semiconductor device |
-
1977
- 1977-04-12 NL NL7703942A patent/NL7703942A/en not_active Application Discontinuation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0026953A1 (en) * | 1979-10-08 | 1981-04-15 | Koninklijke Philips Electronics N.V. | Method of manufacturing a semiconductor device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5636143A (en) | Manufacture of semiconductor device | |
US4018627A (en) | Method for fabricating semiconductor devices utilizing oxide protective layer | |
US4468414A (en) | Dielectric isolation fabrication for laser trimming | |
JPS5599722A (en) | Preparation of semiconductor device | |
US3886005A (en) | Method of manufacturing semiconductor devices | |
JPS5555559A (en) | Method of fabricating semiconductor device | |
NL7703942A (en) | Semiconductor device with pairs of complementary bipolar transistors - has a high density and has undamaged crystalline surfaces | |
GB1445383A (en) | Charge storage targets | |
JPS5578568A (en) | Manufacture of semiconductor device | |
JPS54124687A (en) | Production of semiconductor device | |
JPS5633826A (en) | Manufacture of target | |
JPS57192031A (en) | Grinding method for back of element forming wafer | |
JPS6482543A (en) | Manufacture of dielectric isolation substrate | |
JPS57180144A (en) | Manufacture of semiconductor device | |
JPS5443683A (en) | Production of transistor | |
JPS5538042A (en) | Manufacturing of semiconductor device | |
FR2260186A1 (en) | Semiconductor device mfr. with two or more zones - of different characteristics using successive masking and ion implantation technique | |
JPS5325350A (en) | Dicing method of semiconductor substrates | |
JPH0360176B2 (en) | ||
JPS57173956A (en) | Manufacture of semiconductor device | |
JPS5710246A (en) | Manufacture of semiconductor device | |
JPS5791537A (en) | Manufacture of semiconductor device | |
JPS5491066A (en) | Field effect transistor of insulation gate type | |
JPS57143862A (en) | Manufacture of semiconductor integrated circuit | |
GB1195269A (en) | Method of Delineating Small Areas as in Microelectronic Component Fabrication |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
BV | The patent application has lapsed |