NL194812C - Schakeling voor het testen van een geheugeninrichting. - Google Patents
Schakeling voor het testen van een geheugeninrichting. Download PDFInfo
- Publication number
- NL194812C NL194812C NL9000261A NL9000261A NL194812C NL 194812 C NL194812 C NL 194812C NL 9000261 A NL9000261 A NL 9000261A NL 9000261 A NL9000261 A NL 9000261A NL 194812 C NL194812 C NL 194812C
- Authority
- NL
- Netherlands
- Prior art keywords
- data
- bit lines
- pair
- control circuit
- circuit
- Prior art date
Links
- 238000012360 testing method Methods 0.000 title claims description 15
- 239000003990 capacitor Substances 0.000 description 9
- 238000000034 method Methods 0.000 description 5
- 230000002950 deficient Effects 0.000 description 3
- 238000011835 investigation Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4094—Bit-line management or control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
- G11C29/30—Accessing single arrays
- G11C29/34—Accessing multiple bits simultaneously
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/36—Data generation devices, e.g. data inverters
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Dram (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019890008002A KR920001080B1 (ko) | 1989-06-10 | 1989-06-10 | 메모리소자의 데이타 기록 방법 및 테스트 회로 |
| KR890008002 | 1989-06-10 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| NL9000261A NL9000261A (nl) | 1991-01-02 |
| NL194812B NL194812B (nl) | 2002-11-01 |
| NL194812C true NL194812C (nl) | 2003-03-04 |
Family
ID=19286971
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| NL9000261A NL194812C (nl) | 1989-06-10 | 1990-02-02 | Schakeling voor het testen van een geheugeninrichting. |
Country Status (10)
| Country | Link |
|---|---|
| JP (1) | JP3101953B2 (de) |
| KR (1) | KR920001080B1 (de) |
| CN (1) | CN1019243B (de) |
| DE (1) | DE4003132A1 (de) |
| FR (1) | FR2648266B1 (de) |
| GB (1) | GB2232496B (de) |
| IT (1) | IT1248750B (de) |
| NL (1) | NL194812C (de) |
| RU (1) | RU2084972C1 (de) |
| SE (1) | SE512452C2 (de) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05128899A (ja) * | 1991-10-29 | 1993-05-25 | Mitsubishi Electric Corp | 半導体記憶装置 |
| AU2003207364A1 (en) * | 2002-02-26 | 2003-09-09 | Koninklijke Philips Electronics N.V. | Non-volatile memory test structure and method |
| CN107430881B (zh) * | 2015-03-09 | 2021-03-23 | 东芝存储器株式会社 | 半导体存储装置 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59185097A (ja) * | 1983-04-04 | 1984-10-20 | Oki Electric Ind Co Ltd | 自己診断機能付メモリ装置 |
| JPS62229599A (ja) * | 1986-03-31 | 1987-10-08 | Toshiba Corp | 不揮発性半導体記憶装置 |
| EP0253161B1 (de) * | 1986-06-25 | 1991-10-16 | Nec Corporation | Prüfschaltung für eine Speichereinrichtung mit willkürlichem Zugriff |
| KR910001534B1 (ko) * | 1986-09-08 | 1991-03-15 | 가부시키가이샤 도시바 | 반도체기억장치 |
| JPS6446300A (en) * | 1987-08-17 | 1989-02-20 | Nippon Telegraph & Telephone | Semiconductor memory |
| JPH01113999A (ja) * | 1987-10-28 | 1989-05-02 | Toshiba Corp | 不揮発性メモリのストレステスト回路 |
-
1989
- 1989-06-10 KR KR1019890008002A patent/KR920001080B1/ko not_active IP Right Cessation
-
1990
- 1990-02-01 FR FR9001203A patent/FR2648266B1/fr not_active Expired - Lifetime
- 1990-02-02 JP JP02022322A patent/JP3101953B2/ja not_active Expired - Fee Related
- 1990-02-02 DE DE4003132A patent/DE4003132A1/de active Granted
- 1990-02-02 NL NL9000261A patent/NL194812C/nl not_active IP Right Cessation
- 1990-02-02 GB GB9002396A patent/GB2232496B/en not_active Expired - Lifetime
- 1990-06-06 SE SE9002030A patent/SE512452C2/sv unknown
- 1990-06-07 IT IT02056690A patent/IT1248750B/it active IP Right Grant
- 1990-06-08 RU SU904830256A patent/RU2084972C1/ru not_active IP Right Cessation
- 1990-06-09 CN CN90104915A patent/CN1019243B/zh not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JP3101953B2 (ja) | 2000-10-23 |
| GB2232496A (en) | 1990-12-12 |
| CN1048463A (zh) | 1991-01-09 |
| GB2232496B (en) | 1993-06-02 |
| SE512452C2 (sv) | 2000-03-20 |
| KR910001779A (ko) | 1991-01-31 |
| GB9002396D0 (en) | 1990-04-04 |
| FR2648266A1 (fr) | 1990-12-14 |
| IT9020566A0 (de) | 1990-06-07 |
| DE4003132C2 (de) | 1992-06-04 |
| DE4003132A1 (de) | 1990-12-20 |
| CN1019243B (zh) | 1992-11-25 |
| FR2648266B1 (fr) | 1993-12-24 |
| NL194812B (nl) | 2002-11-01 |
| SE9002030D0 (sv) | 1990-06-06 |
| IT1248750B (it) | 1995-01-27 |
| SE9002030L (sv) | 1990-12-11 |
| KR920001080B1 (ko) | 1992-02-01 |
| IT9020566A1 (it) | 1991-12-07 |
| JPH0312100A (ja) | 1991-01-21 |
| NL9000261A (nl) | 1991-01-02 |
| RU2084972C1 (ru) | 1997-07-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5754486A (en) | Self-test circuit for memory integrated circuits | |
| US7170806B2 (en) | Data path having grounded precharge operation and test compression capability | |
| US5680344A (en) | Circuit and method of operating a ferrolectric memory in a DRAM mode | |
| US5847989A (en) | Ferroelectric memory using non-remnant reference circuit | |
| US7136316B2 (en) | Method and apparatus for data compression in memory devices | |
| US5339273A (en) | Semiconductor memory device having a testing function and method of testing the same | |
| US5625597A (en) | DRAM having test circuit capable of performing function test of refresh counter and measurement of refresh cycle simultaneously | |
| US5574681A (en) | Method for DRAM sensing current control | |
| US6288950B1 (en) | Semiconductor memory device capable of generating offset voltage independent of bit line voltage | |
| KR960003533B1 (ko) | 어드레스 전이 검출기를 포함하는 개선된 반도체 기억장치 | |
| NL9000270A (nl) | Circuit voor het testen van een dram. | |
| US6169695B1 (en) | Method and apparatus for rapidly testing memory devices | |
| US5959921A (en) | Sense amplifier for complement or no-complementary data signals | |
| NL194812C (nl) | Schakeling voor het testen van een geheugeninrichting. | |
| KR20010086264A (ko) | 반도체 기억 장치 | |
| US5305265A (en) | Semiconductor memory device having column selection circuit activated subsequently to sense amplifier after first or second period of time | |
| US5481496A (en) | Semiconductor memory device and method of data transfer therefor | |
| US5488578A (en) | Semiconductor memory device including bit check function and testing method using the same | |
| JPH0589700A (ja) | 高速並列テストの機構 | |
| US6519193B2 (en) | Semiconductor integrated circuit device having spare word lines | |
| KR19980085566A (ko) | 반도체 메모리 | |
| KR0167681B1 (ko) | 클램프 회로를 구비한 반도체 메모리 장치의 센스앰프 구동회로 | |
| JP2003258626A (ja) | プログラマブル論理デバイス、ならびに不揮発性メモリおよびそのデータ再現方法 | |
| JPH0551992B2 (de) | ||
| US5197031A (en) | Method for writing data in testing memory device and circuit for testing memory device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A1A | A request for search or an international-type search has been filed | ||
| BB | A search report has been drawn up | ||
| BC | A request for examination has been filed | ||
| V4 | Discontinued because of reaching the maximum lifetime of a patent |
Effective date: 20100202 |