KR980005551A - Method of forming a contact hole in a semiconductor device - Google Patents
Method of forming a contact hole in a semiconductor device Download PDFInfo
- Publication number
- KR980005551A KR980005551A KR1019960024543A KR19960024543A KR980005551A KR 980005551 A KR980005551 A KR 980005551A KR 1019960024543 A KR1019960024543 A KR 1019960024543A KR 19960024543 A KR19960024543 A KR 19960024543A KR 980005551 A KR980005551 A KR 980005551A
- Authority
- KR
- South Korea
- Prior art keywords
- silicon substrate
- wave
- plasma
- summer
- damaged
- Prior art date
Links
Landscapes
- Drying Of Semiconductors (AREA)
Abstract
본 발명은 반도체 소자의 콘택홀 형성방법을 개시한다. 개시된 본 발명의 반도체 소자의 콘택홀 형성 방법은 콘택 에칭 공정으로 인하여 손상된 실리콘 기판의 깊이 및 제거될 실리콘 기판의 손상된 깊이를 설정하기 위하여 서머 웨이브 측정 장비를 사용하여 베어(Bare) 실리콘 기판의 서머 웨이브를 측정하는 단계; 서머 웨이브를 측정한 베어 실리콘 기판을 콘택 에칭시 사용할 장비 및 공정 조건으로 플라즈마에 노출시키는 단계; 플라즈마에 노출이 완료된 실리콘 기판을 서머 웨이브 측정시 바람직하지 않은 노이즈 요인을 제거하도록 세정을 실시한 후, 서머 웨이브 값을 측정하는 단계; 세정후에 서머 웨이브 값이 측정된 실리콘 기판을 PET조건으로 플라즈마에 노출시키는 단계; PET조건으로 플라즈마에 노출된 실리콘 기판을 일정 두께 단위로 에칭하는 단계; 및 PET를 이용하여 일정 두께 단위로 에칭하면서 베어 실리콘 기판의 서머 웨이브 값으로부터 세정후 실리콘 기판의 서머 웨이브 값을 매번 측정하여 손상된 기판의 깊이 및 손상된 층을 제거하는데 필요한 시간으로 설정하는 단계를 포함하는 것을 특징으로 한다.The present invention discloses a method for forming a contact hole in a semiconductor device. A method of forming a contact hole in a semiconductor device of the present invention includes forming a contact hole on a bare silicon substrate using a summer wave measurement equipment to set a depth of a damaged silicon substrate and a damaged depth of the silicon substrate to be removed due to a contact etching process, ; Exposing the bare silicon substrate having the measured solar wave to a plasma using equipment and process conditions to be used for contact etching; Cleaning the silicon substrate having been exposed to the plasma to remove an undesirable noise factor in the measurement of the summer wave, and then measuring the value of the summer wave; Exposing the silicon substrate having the measured value of the summer wave to the plasma in the PET condition after cleaning; Etching the silicon substrate exposed to the plasma under the PET condition in a predetermined thickness unit; And measuring the summer wave value of the silicon substrate after cleaning from the summer wave value of the bare silicon substrate while etching with a certain thickness unit using PET to set the depth of the damaged substrate and the time required to remove the damaged layer .
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is a trivial issue, I did not include the contents of the text.
제1도는 본 발명의 실시예에 따른 인가된 전압에 대한 서머 웨이브의 변화를 나타낸 그래프.FIG. 1 is a graph showing a variation of a summer wave with respect to an applied voltage according to an embodiment of the present invention; FIG.
Claims (2)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960024543A KR980005551A (en) | 1996-06-27 | 1996-06-27 | Method of forming a contact hole in a semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960024543A KR980005551A (en) | 1996-06-27 | 1996-06-27 | Method of forming a contact hole in a semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
KR980005551A true KR980005551A (en) | 1998-03-30 |
Family
ID=66241133
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019960024543A KR980005551A (en) | 1996-06-27 | 1996-06-27 | Method of forming a contact hole in a semiconductor device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR980005551A (en) |
-
1996
- 1996-06-27 KR KR1019960024543A patent/KR980005551A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0924758A3 (en) | Method and apparatus for quantifying proximity effect by measuring device performance | |
KR970072184A (en) | Manufacturing method of photoresist release agent and semiconductor integrated circuit | |
ID17230A (en) | METHOD OF PROCESSING LAYERS DOWN | |
KR980005551A (en) | Method of forming a contact hole in a semiconductor device | |
KR980005552A (en) | Method of forming a contact hole in a semiconductor device | |
JPS56152247A (en) | Testing method for semiconductor device | |
KR970053219A (en) | Semiconductor device for surface property inspection and manufacturing method thereof | |
KR950007006A (en) | Well cleaning process method of semiconductor device | |
JPS5587436A (en) | Method of producing semiconductor device | |
KR970018087A (en) | Silicon treatment monitoring method | |
KR960019637A (en) | Etch rate and uniformity measuring method of semiconductor plasma etching process | |
KR950025875A (en) | Method for manufacturing metal contact vias in semiconductor devices | |
KR960026867A (en) | Manufacturing method of semiconductor device | |
KR920020742A (en) | Manufacturing method of reference electrode of semiconductor device | |
KR920015582A (en) | Planarization method of semiconductor device | |
KR890017795A (en) | Manufacturing Method of Semiconductor Device | |
KR940016508A (en) | Method for manufacturing a contact of a semiconductor device having an inclined surface | |
KR970052784A (en) | Field oxide film planarization method of semiconductor device | |
KR940002962A (en) | Wafer Drying Method | |
KR950034517A (en) | Method of forming conductive line in semiconductor device | |
KR980003833A (en) | Pattern Forming Method of Semiconductor Device | |
KR970018236A (en) | Method for manufacturing metal wiring of semiconductor device | |
KR970052785A (en) | Semiconductor device manufacturing method | |
KR970072319A (en) | Method for forming interlayer insulating film of semiconductor device | |
KR950019933A (en) | Manufacturing method of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |