KR980005533A - Self-alignment contact formation method using tungsten - Google Patents

Self-alignment contact formation method using tungsten Download PDF

Info

Publication number
KR980005533A
KR980005533A KR1019960024300A KR19960024300A KR980005533A KR 980005533 A KR980005533 A KR 980005533A KR 1019960024300 A KR1019960024300 A KR 1019960024300A KR 19960024300 A KR19960024300 A KR 19960024300A KR 980005533 A KR980005533 A KR 980005533A
Authority
KR
South Korea
Prior art keywords
tungsten
forming
etching
contact
pad
Prior art date
Application number
KR1019960024300A
Other languages
Korean (ko)
Inventor
설여송
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019960024300A priority Critical patent/KR980005533A/en
Publication of KR980005533A publication Critical patent/KR980005533A/en

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

본 발명은 반도체소자의 자기정렬 콘택 형성방법에 관한것으로, 도전층을 하부층에 콘택할 때 이용되는 자기정렬 콘택의 식각베리어층으로 비저항이 낮은 텅스텐을 이용하는 것으로, 산화막 시각시 텅스텐막에 대한 식각 선택비는 매우 높으며, 텅스텐은 후속 열처리 공정이 1000℃이상이더라도 열적으로 안정하다. 또한, 텅스텐은 식각 베리어막으로 사용하는 경우 별도로 제거하지 않고 콘택 배선으로 사용할 수 있다.The present invention relates to a method for forming a self-aligned contact of a semiconductor device, which uses tungsten having a low resistivity as an etched barrier layer of a self-aligned contact used for contacting a conductive layer to a lower layer, The ratio is very high, and tungsten is thermally stable even if the subsequent heat treatment process is more than 1000 ° C. When used as an etching barrier film, tungsten can be used as a contact wiring without removing it separately.

Description

텅스텐을 이요한 자기정렬 콘택 형성방법How to form self-aligned contacts with tungsten

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is a trivial issue, I did not include the contents of the text.

제1도 내지 제3도는 텡스텐막을 식각 베리어막으로 이용하여 도선 배선을 하부의 반도체 기판으로 콘택하는 것을 도시한 단면도.FIGS. 1 to 3 are cross-sectional views illustrating the use of a tungsten film as an etching barrier film to make contact with a conductive wire to a lower semiconductor substrate. FIG.

Claims (6)

반도체소자의 자기정렬 콘택 형성방법에 있어서, 반도체 기판상에 게이트 산화막, 게이트 전극 및 상부절연막이 구비되고, 상기 게이트 전극의 측벽에 산화막 스페이서가 구비되고, 반도체 기판에 소오스/드레인용 확산영역이 구비된 다수의 트랜지스터를 형성하는 단계와, 전체구조 상부에 평탄화용 산화막을 형성하고, 콘택마스크를 이용한 식각공정으로 상기 게이트 전극들 사이에 콘택홀을 형성하는 단계와, 식각 베리어로 텅스텐막을 증착하고 콘택 패드 마스크를 이용한 식각공정으로 상기 텅스텐막의 일정부분을 식각하여 상기 콘택홀에 텅스텐 패드를 형성하는 단계와, 전체구조 상부에 평탄화된 절연막을 증착한 후 자기정렬 콘택마스크를 이용한 식각 공정으로 상기 평탄화된 절연막을 식각하여 상기 텅스텐 패드가 노출된 콘택홀을 형성하는 단계를 포함하는 텅스텐을 이용한 자기정렬 콘택 형성방법.A method for forming a self-aligned contact of a semiconductor device, comprising: forming a gate oxide film, a gate electrode, and an upper insulating film on a semiconductor substrate; forming an oxide film spacer on a sidewall of the gate electrode; Forming an oxide film for planarization on the entire structure and forming contact holes between the gate electrodes by an etching process using a contact mask; depositing a tungsten film by an etching barrier, Forming a tungsten pad on the contact hole by etching a portion of the tungsten film by an etching process using a pad mask; depositing a planarized insulating film on the entire structure; The insulating film is etched to form a contact hole in which the tungsten pad is exposed Self-aligned contact formation method using the tungsten-containing phase. 제1항에 있어서, 상기 텅스텐 패드에 콘택되는 도전 배선은 비트라인이나 저장전극인 것을 특징으로 하는 텅스텐을 이용한 자기정렬 콘택 형성방법.2. The method of claim 1, wherein the conductive wiring contacted to the tungsten pad is a bit line or a storage electrode. 제1항에 있어서, 상기 식각베리어를 글루층, 텅스텐으로 적층하는 것을 특징으로 하는 텅스텐을 이용한 자기정렬 콘택 형성방법.The method according to claim 1, wherein the etching barrier is laminated with a glue layer and tungsten. 제1항 또는 제3항에 있어서, 상기 식각베리어를 글루층, 텅스텐 및 반사 방지층으로 적층하는 것을 특징으로 하는 텅스텐을 이용한 자기정렬 콘택 형성방법.4. The method of claim 1 or 3, wherein the etch barrier is laminated with a glue layer, tungsten, and an antireflection layer. 반도체소자의 자기정렬 콘택 형성방법에 있어서, 반도체 기판상에 게이트 산화막, 게이트 전극 및 상부절연막이 구비되고, 상기 게이트 전극의 측벽에 산화막 스페이서가 구비되고, 반도체 기판에 소오스/드레인용 확산영역이 구비된 다수의 트랜지스터를 형성하는 단계와, 전체구조 상부에 평탄화용 산화막을 형성하고, 콘택마스크를 이용한 식각공정으로 상기 게이트 전극들 사이에 콘택홀을 형성하는 단계와, 식각 베리어로 텅스텐막을 증착하고 콘택 패드 마스크를 이용한 식각공정으로 상기 텅스텐막의 일부분을 식각하여 상기 콘택홀에 텅스텐 패드를 형성하는 단계와, 전체구조 상부에 평탄화된 절연막을 증착한 후 자기정렬 콘택마스크를 이용한식각 공정으로 상기 평탄화된 절연막을 식각하여 상기 텅스텐 패드가 노출된 콘택홀을 형성하는 단계와, 도전층을 증착하고, 배선 마스크를 이용한 식각공정으로 상기 도전층의 일정 부분을 식각하여 도전 배선을 형성하는 것을 특징으로 하는 텅스텐을 이용한 자기정렬 콘택 형성방법.A method for forming a self-aligned contact of a semiconductor device, comprising: forming a gate oxide film, a gate electrode, and an upper insulating film on a semiconductor substrate; forming an oxide film spacer on a sidewall of the gate electrode; Forming an oxide film for planarization on the entire structure and forming contact holes between the gate electrodes by an etching process using a contact mask; depositing a tungsten film by an etching barrier, Forming a tungsten pad on the contact hole by etching a part of the tungsten film by an etching process using a pad mask; depositing a planarized insulating film on the entire structure; and etching the planarized insulating film To form contact holes in which the tungsten pads are exposed And based, the conductive layer deposition and etching processes in a manner self-aligned contact formation using tungsten as to form the conductive wiring by etching a portion of said conductive layer using a wire mask. 제5항에 있어서, 상기 텅스텐 패드에 콘택되는 도전 배선은 비트라인이나 저장전극인 것을 특징으로 하는 텅스텐을 이용한 자기정렬 콘택 형성방법.6. The method of claim 5, wherein the conductive wire contacted to the tungsten pad is a bit line or a storage electrode. ※참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: It is disclosed by the contents of the first application.
KR1019960024300A 1996-06-27 1996-06-27 Self-alignment contact formation method using tungsten KR980005533A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019960024300A KR980005533A (en) 1996-06-27 1996-06-27 Self-alignment contact formation method using tungsten

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019960024300A KR980005533A (en) 1996-06-27 1996-06-27 Self-alignment contact formation method using tungsten

Publications (1)

Publication Number Publication Date
KR980005533A true KR980005533A (en) 1998-03-30

Family

ID=66241186

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960024300A KR980005533A (en) 1996-06-27 1996-06-27 Self-alignment contact formation method using tungsten

Country Status (1)

Country Link
KR (1) KR980005533A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100403328B1 (en) * 1999-11-03 2003-10-30 주식회사 하이닉스반도체 Forming method for self aligned contact of semiconductor device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100403328B1 (en) * 1999-11-03 2003-10-30 주식회사 하이닉스반도체 Forming method for self aligned contact of semiconductor device

Similar Documents

Publication Publication Date Title
US5091768A (en) Semiconductor device having a funnel shaped inter-level connection
KR960026641A (en) Plug Strap Process Using Selective Nitride and Oxide Etching
KR890015376A (en) Electrical connection method for electronic device
KR970067775A (en) Semiconductor devices
KR950021710A (en) Capacitor Manufacturing Method of Semiconductor Device
KR950012601A (en) Contact formation method of semiconductor device
KR980005533A (en) Self-alignment contact formation method using tungsten
KR0164497B1 (en) Method of forming self-aligned contact in semiconductor device
KR960006032A (en) Transistor and manufacturing method
KR100289653B1 (en) Wiring Structure of Semiconductor Device and Formation Method
KR980005626A (en) Method of forming a contact of a semiconductor device
KR19990057892A (en) Contact formation method of semiconductor device
KR970067883A (en) Method for manufacturing semiconductor memory device having buried contact
KR100347245B1 (en) Method for manufacturing tungsten plug
KR940012572A (en) Contact Forming Method in Semiconductor Device
KR970072417A (en) Method for manufacturing capacitor of semiconductor device
KR970052322A (en) Contact hole formation method of semiconductor device
KR20050002005A (en) Method for fabricating semiconductor device capable of forming storage node contact hole and insulating spacer of bit line
KR960002563A (en) Contact hole formation method of semiconductor device
KR950025876A (en) How to form self-aligned contacts
KR970003464A (en) Method of forming fine contact hole in semiconductor device
KR980006404A (en) Static RAM cell manufacturing method
KR20030046130A (en) Semiconductor device having contact plug self-aligned by bit line and method for manufacturing the same
KR960012324A (en) Gate electrode contact of semiconductor device and manufacturing method thereof
KR980005474A (en) Semiconductor device manufacturing method

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination