KR970019804A - 고강도 고신뢰성 회로기판 및 그 제조방법 - Google Patents

고강도 고신뢰성 회로기판 및 그 제조방법 Download PDF

Info

Publication number
KR970019804A
KR970019804A KR1019960042431A KR19960042431A KR970019804A KR 970019804 A KR970019804 A KR 970019804A KR 1019960042431 A KR1019960042431 A KR 1019960042431A KR 19960042431 A KR19960042431 A KR 19960042431A KR 970019804 A KR970019804 A KR 970019804A
Authority
KR
South Korea
Prior art keywords
circuit board
group
rare earth
alkaline earth
earth element
Prior art date
Application number
KR1019960042431A
Other languages
English (en)
Other versions
KR100261793B1 (ko
Inventor
아키히로 호리구치
히로야스 스미노
미츠오 가소리
후미오 우에노
Original Assignee
니시무로 타이조
가부시키가이샤 도시바
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP25216895A external-priority patent/JP3618422B2/ja
Priority claimed from JP06953296A external-priority patent/JP3678485B2/ja
Application filed by 니시무로 타이조, 가부시키가이샤 도시바 filed Critical 니시무로 타이조
Publication of KR970019804A publication Critical patent/KR970019804A/ko
Application granted granted Critical
Publication of KR100261793B1 publication Critical patent/KR100261793B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49866Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
    • H01L23/49883Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials the conductive materials containing organic materials or pastes, e.g. for thick films
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/14Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/15Ceramic or glass substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49866Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
    • H01L23/49894Materials of the insulating layers or coatings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • H01L2924/15172Fan-out arrangement of the internal vias
    • H01L2924/15174Fan-out arrangement of the internal vias in different layers of the multilayer substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15312Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S428/00Stock material or miscellaneous articles
    • Y10S428/901Printed circuit
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/24Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24802Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
    • Y10T428/24917Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including metal layer
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/24Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24802Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
    • Y10T428/24926Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including ceramic, glass, porcelain or quartz layer
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/25Web or sheet containing structurally defined element or component and including a second component containing structurally defined particles
    • Y10T428/256Heavy metal or aluminum or compound thereof
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/25Web or sheet containing structurally defined element or component and including a second component containing structurally defined particles
    • Y10T428/258Alkali metal or alkaline earth metal or compound thereof
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/25Web or sheet containing structurally defined element or component and including a second component containing structurally defined particles
    • Y10T428/259Silicic material
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/31504Composite [nonstructural laminate]
    • Y10T428/31678Of metal

Abstract

본 발명에 따른 회로기판은, 적어도 하나의 절연층과 적어도 하나의 도체층을 갖춘 회로기판에 있어서, 전체 절연체중 적어도 하나가 주성분으로서 β-Si3N4를 포함하는 소결체임과 더불어 적어도 하나의 원소가 회토류원소와 알카리토류원소로 이루어진 군으로부터 선택되고, 전체 도체층중 적어도 하나가, (a) 주기율표의 IVb, Vb, VIb족으로 이루어진 군으로부터 선택된 적어도 하나의 원소를 포함함과 더불어 적어도 하나의 원소가 회토류원소와 알카리토류원소로 이루어진 군으로부터 선택되고, (b) 주성분으로서 Mo와 W중 적어도 하나를 포함함과 더불어 적어도 하나의 원소가 주기율표의 VIII족으로 이루어진 군으로부터 선택되며, (c) 주성분으로서 Mo와 W중 적어도 하나를 포함함과 더불어 AIN을 더 포함한다.

Description

고강도 고신뢰성 회로기판 및 그 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명에 따른 다층 세라믹 회로기판을 나타낸 부분 절단 투시도.

Claims (19)

  1. 적어도 하나의 절연층과 적어도 하나의 도체층을 갖춘 회로기판에 있어서, 전체 절연체중 적어도 하나가 주성분으로서 β-SiN4를 포함하는 소결체임과 더불어 적어도 하나의 원소가 회토류원소와 알카리토류원소로 이루어진 군으로부터 선택되고, 전체 도체층중 적어도 하나가 주기율표의 IVb, Vb, VIb족으로 이루어진 군으로부터 선택된 적어도 하나의 원소를 포함함과 더불어 적어도 하나의 원소가 희토류원소와 알카리토류원소로 이루어진 군으로부터 선택되는 것을 특징으로 하는 회로기판.
  2. 제1항에 있어서, 절연층이 30W/mK이상의 열전도성을 갖는 것을 특징으로 하는 회로기판.
  3. 제1항에 있어서, 회토류원소와 알카리토류원소가 Sc, Y, La, Ce, Pr, Nd, Sm, EU, Gb, Tb, Dy, Ho, Er, Tm, Yb, Lu, Be, Mg, Ca, Sr, Ba인 것을 특징으로 하는 회로기판.
  4. 제1항에 있어서, 주기율표의 IVb, Vb, VIb 족이 Mo, W, Ti, Zr, Nb, Ta인 것을 특징으로 하는 회로기판.
  5. 제1항에 있어서, 절연층이 Al원소를 더 포함하는 것을 특징으로 하는 회로기판.
  6. 제1항에 있어서, 도체층이 Al원소와 Si원소중 적어도 하나를 더 포함하는 것을 특징으로 하는 회로기판.
  7. 제1항에 있어서, 도체층과 절연층이 회토산원소와 알카리토류원소로 이루어진 군으로부터 선택된 공통 원소를 포함하는 것을 특징으로 하는 회로기판.
  8. 제1항에 있어서, 절연체층에 포함된 회토류원소와 알카리토류원소로 이루어진 군으로부터 선택된 적어도 하나의 원소가 산화물 환산으로 0.01 내지 15중량%의 양에 포함되는 것을 특징으로 하는 회로기판.
  9. 제1항에 있어서, 도체층에 포함된 회토류원소와 알카리토류원소로 이루어진 군으로부터 선택된 적어도 하나의 원소가 산화물 환산으로 0.01 내지 15중량%의 양에 포함되는 것을 특징으로 하는 회로기판.
  10. 제6항에 있어서, 회토류원소와 알카리토류원소로 이루어진 군으로부터 선택된 적어도 하나의 원소와, 도체층에 포함된 Al원소 Si원소중 적어도 하나와의 합이 산화물 환산으로 0.05 내지 20 중량%인 것을 특징으로 하는 회로기판.
  11. 회토류원소와 알카리토류원소로 이루어진 군으로부터 선택된 적어도 하나의 원소를 소결첨가제로서 α-Si3N4에 첨가하고, 그 혼합물을 소결하여 절연체층을 형성하는 단계와; 회토류원소와 알카리토류원소로 이루어진 군으로부터 선택된 적어도 하나의 원소를 주기율표의 IVb, Vb, VIb족으로 이루어진 군으로부터 선택된 적어도 하나의 원소에 첨가하여 도체층을 형성하는 단계 및; 절연체층과 도체층을 동시에 소결하여 회로기판을 형성하는 단계를 구비하여 이루어진 것을 특징으로 하는 회로기판의 제조방법.
  12. 제11항에 있어서, Al원소와 Si원소중 적어도 하나가 도체층을 형성하는 단계에 더 부가되는 것을 특징으로 하는 회로기판의 제조방법.
  13. 적어도 하나의 절연층과 적어도 하나의 도체층을 갖춘 회로기판에 있어서, 전체 절연체중 적어도 하나가 주성분으로서 β-Si3N4를 포함하는 소결체임과 더불어 적어도 하나의 원소가 회토류원소가 알카리토류원소로 이루어진 군으로부터 선택되고, 전체 도체층중 적어도 하나가 주성분으로서 Mo와 W중 적어도 하나를 포함함과 더불어 적어도 하나의 원소가 주기율표의 VIII족으로 이루어진 군으로부터 선택되는 것을 특징으로 하는 회로기판.
  14. 제13항에 있어서, 전체 도체층 사이의 적어도 하나의 층이 회토류원소와 알카리토류원소로 이루어진 군으로부터 선택된 적어도 하나의 원소를 더 포함하는 것을 특징으로 하는 회로기판.
  15. 적어도 하나의 절연층과 적어도 하나의 도체층을 갖춘 회로기판에 있어서, 전체 절연체중 적어도 하나가 주성분으로서 β-Si3N4를 포함하는 소결체임과 더불어 적어도 하나의 원소가 회토류원소가 알카리토류원소로 이루어진 군으로부터 선택되고, 전체 도체층중 적어도 하나가 주성분으로서 Mo와 W중 적어도 하나를 포함함과 더불어 AIN을 더 포함하는 것을 특징으로 하는 회로기판.
  16. 청구항 제1항에 따른 회로기판상에 탑재된 반도체소자로 이루어진 것을 특징으로 하는 반도체장치.
  17. 청구항 제13항에 따른 회로기판상에 탑재된 반도체소자로 이루어진 것을 특징으로 하는 반도체장치.
  18. 청구항 제16항에 따른 회로기판상에 탑재된 반도체소자로 이루어진 것을 특징으로 하는 반도체장치.
  19. 회토류원소와 알카리토류원소로 이루어진 군으로부터 선택된 적어도 하나의 원소를 소결첨가제로 α-Si3N4에 첨가하고, 그 혼합물을 소결하여 절연체층을 형성하는 단계와; 주기율표의 VIII족으로 이루어진 군으로부터 선택된 적어도 하나의 원소를 Mo중 W중 적어도 하나에 첨가하여 도체층을 형성하는 단계 및; 절연체층과 도체층을 동시에 소결하여 회로기판을 형성하는 단계를 구비하여 이루어진 것을 특징으로 하는 회로기판의 제조방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019960042431A 1995-09-29 1996-09-25 고강도 고신뢰성 회로기판 및 그 제조방법 KR100261793B1 (ko)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP95-252168 1995-09-29
JP25216895A JP3618422B2 (ja) 1995-09-29 1995-09-29 高強度回路基板およびその製造方法
JP06953296A JP3678485B2 (ja) 1996-03-26 1996-03-26 高強度高信頼性回路基板およびその製造方法
JP96-069532 1996-03-26

Publications (2)

Publication Number Publication Date
KR970019804A true KR970019804A (ko) 1997-04-30
KR100261793B1 KR100261793B1 (ko) 2000-07-15

Family

ID=26410718

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960042431A KR100261793B1 (ko) 1995-09-29 1996-09-25 고강도 고신뢰성 회로기판 및 그 제조방법

Country Status (3)

Country Link
US (1) US6013356A (ko)
KR (1) KR100261793B1 (ko)
TW (1) TW360956B (ko)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3855947B2 (ja) * 2003-03-10 2006-12-13 株式会社村田製作所 電子部品装置およびその製造方法
US20100025089A1 (en) * 2004-01-07 2010-02-04 Jun Taketatsu Circuit connection material, film-shaped circuit connection material using the same, circuit member connection structure, and manufacturing method thereof
WO2005105919A1 (ja) * 2004-04-30 2005-11-10 Kureha Corporation 封止用樹脂組成物及び樹脂封止された半導体装置
US20100065311A1 (en) * 2006-07-03 2010-03-18 Hitachi Chemical Company, Ltd. Conductive particle, adhesive composition, circuit-connecting material, circuit-connecting structure, and method for connection of circuit member
US10269688B2 (en) * 2013-03-14 2019-04-23 General Electric Company Power overlay structure and method of making same
US8987876B2 (en) 2013-03-14 2015-03-24 General Electric Company Power overlay structure and method of making same

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4695517A (en) * 1985-05-31 1987-09-22 Ngk Spark Plug Co., Ltd. Composite layer aluminum nitride base sintered body
US5001089A (en) * 1985-06-28 1991-03-19 Kabushiki Kaisha Toshiba Aluminum nitride sintered body
US4770953A (en) * 1986-02-20 1988-09-13 Kabushiki Kaisha Toshiba Aluminum nitride sintered body having conductive metallized layer
US4882212A (en) * 1986-10-30 1989-11-21 Olin Corporation Electronic packaging of components incorporating a ceramic-glass-metal composite
US4883704A (en) * 1987-03-30 1989-11-28 Kabushiki Kaisha Toshiba Circuit substrate comprising nitride type ceramics, method for preparing it, and metallizing composition for use in it
JPH0461293A (ja) * 1990-06-29 1992-02-27 Toshiba Corp 回路基板及びその製造方法
JPH0727995B2 (ja) * 1990-09-18 1995-03-29 日本碍子株式会社 セラミック配線基板
US5294750A (en) * 1990-09-18 1994-03-15 Ngk Insulators, Ltd. Ceramic packages and ceramic wiring board
JPH06125153A (ja) * 1992-10-12 1994-05-06 Shinko Electric Ind Co Ltd 窒化アルミニウム回路基板及びその製造方法

Also Published As

Publication number Publication date
TW360956B (en) 1999-06-11
KR100261793B1 (ko) 2000-07-15
US6013356A (en) 2000-01-11

Similar Documents

Publication Publication Date Title
JP2002289462A5 (ko)
ATE529389T1 (de) Dielectrische keramische zusammensetzung, kondensator diese verwendend und herstellungsverfahren
JP2002075783A5 (ko)
JPH0629420A (ja) コンデンサー内蔵基板及びその製造方法
GB2371775B (en) Composite multilayer ceramic electronic parts and method of manfacturing the same
EP1267395A3 (en) Method for the formation of silica film, silica film, insulating film, and semiconductor device
KR970019804A (ko) 고강도 고신뢰성 회로기판 및 그 제조방법
EP1262467A4 (en) DIELECTRIC PORCELAIN COMPOSITION AND ELECTRONIC PARTS
JP2002252143A5 (ko)
KR970006237A (ko) 질화규소질 소결체와 그 제조방법
JPS6256109B2 (ko)
KR920022375A (ko) 알루미늄 나이트라이드의 다층 회로보드 제조공정
KR920004310A (ko) 질화알루미늄분말 및 소결체 및 그 제조법
JP2899893B2 (ja) 窒化アルミニウム質焼結体およびその製造方法
EP0834914A3 (en) Electronic coatings
KR970060278A (ko) 유전체 세라믹 조성물
JPH0745957A (ja) 高誘電体層を有する窒化アルミニウム多層配線基板及びその製造方法
JP4999238B2 (ja) 配線基板
JP2742600B2 (ja) 窒化アルミニウム質焼結体およびその製造方法
KR910010556A (ko) 자기 콘덴서 및 그 제조방법
JP2678213B2 (ja) 窒化アルミニウム焼結体の製造方法
JP2664063B2 (ja) 窒化アルミニウム予備焼結体、窒化アルミニウム焼結体およびそれらの製造方法
JP3244309B2 (ja) 窒化アルミニウム焼結体の製造方法
JPH075371B2 (ja) 窒化アルミニウム焼結体およびその製造方法
JP3709062B2 (ja) 窒化アルミニウム質配線基板およびその製造方法

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20030401

Year of fee payment: 4

LAPS Lapse due to unpaid annual fee