KR970009495A - 면실장형(面實裝型)전자부품 및 그 제조방법 - Google Patents
면실장형(面實裝型)전자부품 및 그 제조방법 Download PDFInfo
- Publication number
- KR970009495A KR970009495A KR1019960030634A KR19960030634A KR970009495A KR 970009495 A KR970009495 A KR 970009495A KR 1019960030634 A KR1019960030634 A KR 1019960030634A KR 19960030634 A KR19960030634 A KR 19960030634A KR 970009495 A KR970009495 A KR 970009495A
- Authority
- KR
- South Korea
- Prior art keywords
- lead
- outer lead
- leads
- horizontal portion
- cage
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract 4
- 238000000034 method Methods 0.000 claims abstract 9
- 239000011347 resin Substances 0.000 claims abstract 9
- 229920005989 resin Polymers 0.000 claims abstract 9
- 238000005476 soldering Methods 0.000 claims abstract 4
- 229910000679 solder Inorganic materials 0.000 claims abstract 2
- 238000005219 brazing Methods 0.000 claims 1
- 239000000758 substrate Substances 0.000 abstract 2
- 238000010276 construction Methods 0.000 abstract 1
- 239000004065 semiconductor Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3421—Leaded components
- H05K3/3426—Leaded components characterised by the leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
- H01L21/4842—Mechanical treatment, e.g. punching, cutting, deforming, cold welding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3421—Leaded components
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Geometry (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
Abstract
1. 청구범위에 기재된 발명이 속하는 기술 분야
수지팩케이지에서 뻗어나오는 외부리이드에 기판에 면적으로 접촉할 수 있는 수평부가 형성된 면실장형전자부품 및 그 제조방법에 관한 것이다.
2. 발명이 해결하려고 하는 기술적 과제
납땜붙이기(납땜도금)가 되어 있지 않은 외부리이드(5)끝면(7)의 납땜에 대한 번지는 성질을 향상시켜, 리프로우납땜에 의한 기판실장강도를 더욱 향상시킬 수 있는 면실장형전자부품을 제공한다.
3. 발명의 해결방법의 요지
소자(2)와, 이 소자(2)에 전기적으로 도통하는 복수개의 내부리이드(3)등이 내장되어 있는 수지팩케이지(4)와, 이 수지팩케이지의 측면에서 상기 각 내부리이드(3)와 연속되어 뻗어나오게 한 복수개의 외부리이드(5)를 가지며, 각 외부리이드(5)의 선단부에 수평부(6)이 형성되어 있는 면실장형전자부품으로서 상기 외부리이드(5)의 수평부(6)의 끝면(7)은 수평부의 저면에 라운드부(11)로 연계되어 있는 것이 특징이다.
또한, 상기의 수평부 끝면(7)에는 상하방향으로 뻗는 복수개의 줄자국(9)가 형성된다.
4. 발명의 중요한 용도
납땜도금이 되어 있지 않은 외부리이드의 끝면의 납땜에 대한 번지는 성질을 간단한 구성과 방법으로 향상시키고 납댐실장강도를 높힌다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 1실시예에 있어서의 면실장형반도체 장치의 전체사시도, 제2도는 제1도의 Ⅱ-Ⅱ선을 따른 단면도, 제3도는 리이드의 수평부 말단부의 확대사시도.
Claims (6)
- 소자(2)와 이 소자에 전기적으로 도통하는 복수개의 내부리이드(3)등이 내장된 있는 수지팩케이지(4)와 이 수지팩케이지(4)의 측면에서 상기 각 내부리이드(3)과, 연속시켜서 뻗어나가게 한 복수개의 외부리이드(5)를 가지며, 각 외부리이드(5)의 선단부에 수평부(6)이 형성되어 있는 면실장형전자부품으로서, 상기 외부리이드(5)의 수평부(6)의 끝면(7)은 수평부(6)의 저면에 있는 라운드부(11)에 의해서 연계되어 있는 것을 특징으로 하는 면실장형전자부품.
- 제1항에 있어서, 상기 외부리이드(5)의 수평부(6)의 끝면(7)에는 상하방향으로 뻗는 복수개의 줄자국(9)이 형성되어 있는 것을 특징으로 하는 면실장형전자부품.
- 소자와 이 소자에 전기적으로 도통하는 복수개의 내부리이드(3)등이 내장되어 있는 수지팩케이지(4)와 이 수지팩케이지(4)의 측면에서 상기 각 내부리이드(3)과, 연속시켜서 뻗어나오게 한 복수개의 외부리이드(5)를 가지며, 각 외부리이드(5)의 선단부분에는 수평부(6)이 형성되어 있는 면실장형전자부품으로서, 상기의 외부리이드(5)의 수평부(6)의 끝면(7)에 있어서 그 저면측에는 상하방향으로 뻗는 복수의 줄자국(9)이 형성되어 있는 것을 특징으로 하는 면실장형전자부품.
- 제1항 내지 제3항에 있어서, 외부리이드(5)의 수평부(6)의 끝면(7)에는 납땜도금이 되어 있지 않으며, 상기 수평부(6)의 저면과 측면에는 납땜도금이 되어 있는 것을 특징으로 하는 면실장형전자부품.
- 소자(2)와 이 소자(2)에 전기적으로 도통하는 복수개의 내부리이드(3)등이 내장되어 있는 수지팩케이지(4)와, 이 수지팩케이지(4)의 측면에서 상기 각 내부리이드(3)과 연속시켜서 뻗어나가게 한 복수개의 외부리이드(5)를 가지며, 각 외부리이드(5)의 선단부에 수평부(6)이 형성되어 있는 면실장형전자부품의 제조방법으로서, 리이드프레임(20)위에 소자(2)를 본딩하는 과정, 리이드프레임(20)위의 내부리이드(3)과 상기의 소자(2)와의 사이를 전기적으로 도통시키는 과정, 상기 소자 내지 내부리이드(3)을 내장하는 수지팩케이지(4)를 형성하는 과정, 상기 수지팩케이지(4)가 형성된 상태의 리이드프레임(20)에 납땜도금을 행하는 과정, 외부리이드(5)를 리이드프레임(20)에서 분리하는 리이드커트에 의해서 형성되는 외부리이드(5)의 끝면(7)에 외부리이드(5)의 상면 또는 하면으로 연계되는 라운드부(11)를 형성하는 과정, 상기 외부리이드(5)를 성형하여 상기의 라운드부(11)에 연계되는 면이 아래로 되도록 하여 수평부(6)을 형성하는 과정을 포함하는 것을 특징으로 하는 면실장형전자부품의 제조방법.
- 제5항에 의해서, 상기의 리이드커트에 의해서 형성되는 외부리이드(5)의 끝면(7)에 상하방향으로 뻗는 복수개의 줄자국(9)를 형성하는 것을 특징으로 하는 면실장형전자부품의 제조방법.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19556195A JP3213794B2 (ja) | 1995-07-31 | 1995-07-31 | 面実装型電子部品およびその製造方法 |
JP95-195561 | 1995-07-31 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR970009495A true KR970009495A (ko) | 1997-02-24 |
KR100438248B1 KR100438248B1 (ko) | 2004-09-10 |
Family
ID=16343171
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019960030634A KR100438248B1 (ko) | 1995-07-31 | 1996-07-26 | 면실장형(面實裝型)전자부품및그제조방법 |
Country Status (4)
Country | Link |
---|---|
US (1) | US5723902A (ko) |
JP (1) | JP3213794B2 (ko) |
KR (1) | KR100438248B1 (ko) |
TW (1) | TW307982B (ko) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3012555B2 (ja) * | 1997-05-29 | 2000-02-21 | 神戸日本電気ソフトウェア株式会社 | 多面体icパッケージ |
EP1473763A1 (en) * | 2003-04-30 | 2004-11-03 | STMicroelectronics S.r.l. | Manufacturing method of a lead frame for power semiconductor electronic devices, separating the leads and downsetting the die pad in one step |
US7132314B2 (en) * | 2004-05-28 | 2006-11-07 | Texas Instruments Incorporated | System and method for forming one or more integrated circuit packages using a flexible leadframe structure |
DE102006001876A1 (de) * | 2006-01-13 | 2007-11-08 | Siemens Ag | Bauteil mit einer elektrischen Flachbaugruppe |
US7964956B1 (en) * | 2007-12-10 | 2011-06-21 | Oracle America, Inc. | Circuit packaging and connectivity |
CN101975311B (zh) * | 2010-09-15 | 2013-04-24 | 中冶天工集团有限公司 | 工艺管道三岔口内衬耐材虚拟直线砌筑施工方法 |
JP5941614B2 (ja) * | 2010-10-19 | 2016-06-29 | 大日本印刷株式会社 | 半導体装置およびその製造方法 |
JP2015195389A (ja) * | 2015-06-17 | 2015-11-05 | 大日本印刷株式会社 | 半導体装置およびその製造方法 |
JP2017069590A (ja) * | 2017-01-24 | 2017-04-06 | 大日本印刷株式会社 | 半導体装置およびその製造方法 |
US11373936B2 (en) * | 2019-11-14 | 2022-06-28 | Rohde & Schwarz Gmbh & Co. Kg | Flat no-leads package, packaged electronic component, printed circuit board and measurement device |
CN114669823B (zh) * | 2022-05-07 | 2023-09-29 | 深圳市卓盟科技有限公司 | 一种装配效率高的mcu主控芯片 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4777520A (en) * | 1986-03-27 | 1988-10-11 | Oki Electric Industry Co. Ltd. | Heat-resistant plastic semiconductor device |
JPH01227464A (ja) * | 1988-03-07 | 1989-09-11 | Hitachi Ltd | 半導体装置 |
-
1995
- 1995-07-31 JP JP19556195A patent/JP3213794B2/ja not_active Expired - Fee Related
-
1996
- 1996-07-20 TW TW085108870A patent/TW307982B/zh not_active IP Right Cessation
- 1996-07-26 KR KR1019960030634A patent/KR100438248B1/ko not_active IP Right Cessation
- 1996-07-30 US US08/681,967 patent/US5723902A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JP3213794B2 (ja) | 2001-10-02 |
JPH0945817A (ja) | 1997-02-14 |
TW307982B (ko) | 1997-06-11 |
US5723902A (en) | 1998-03-03 |
KR100438248B1 (ko) | 2004-09-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950030323A (ko) | 반도체 장치와 반도체 장치의 생산방법 및 반도체 모듈 | |
JP2007141570A (ja) | 雌コネクタの取付構造 | |
KR970009495A (ko) | 면실장형(面實裝型)전자부품 및 그 제조방법 | |
US10790220B2 (en) | Press-fit semiconductor device | |
JPH01230265A (ja) | 電子部品 | |
KR940004785A (ko) | 반도체 패키지 | |
JPS6379361A (ja) | 立設実装形半導体装置 | |
US7910838B2 (en) | Solder ball interface | |
KR950002543A (ko) | 전자 회로 장치 | |
JP4833421B2 (ja) | 発光素子および実装基板 | |
CN216146519U (zh) | 表贴元件的连接结构 | |
JPS62134945A (ja) | モ−ルドトランジスタ | |
JPS62262447A (ja) | 半導体パツケ−ジとその実装方法 | |
JP2018152390A (ja) | 電子部品および電子部品の製造方法 | |
JPH0212861A (ja) | 樹脂封止型半導体装置 | |
JPH0383367A (ja) | 樹脂封止型半導体装置 | |
JPS62266858A (ja) | 半導体搭載用基板 | |
JP3294732B2 (ja) | リードピンおよびその取付構造 | |
JPH01161707A (ja) | チップ部品 | |
JPH0214558A (ja) | 半導体集積回路装置 | |
JPH08316398A (ja) | リードピンおよびその取付構造 | |
KR0117817Y1 (ko) | 반도체 조립용 리드프레임 | |
JP2000277677A (ja) | リードフレーム、半導体パッケージ及びその製造方法 | |
JPH0533567U (ja) | 電子部品実装ユニツト | |
JPS6316650A (ja) | 集積回路装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20120611 Year of fee payment: 9 |
|
LAPS | Lapse due to unpaid annual fee |