KR970008191B1 - Method for non-contiguous data transfer and host bridge and information handling system - Google Patents

Method for non-contiguous data transfer and host bridge and information handling system Download PDF

Info

Publication number
KR970008191B1
KR970008191B1 KR94011540A KR19940011540A KR970008191B1 KR 970008191 B1 KR970008191 B1 KR 970008191B1 KR 94011540 A KR94011540 A KR 94011540A KR 19940011540 A KR19940011540 A KR 19940011540A KR 970008191 B1 KR970008191 B1 KR 970008191B1
Authority
KR
South Korea
Prior art keywords
data
host bridge
bus
contiguous data
cpu local
Prior art date
Application number
KR94011540A
Other languages
English (en)
Inventor
Gregory Norman Santos
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of KR970008191B1 publication Critical patent/KR970008191B1/ko

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4009—Coupling between buses with data restructuring
    • G06F13/4018—Coupling between buses with data restructuring with data-width conversion
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
  • Small-Scale Networks (AREA)
  • Image Processing (AREA)
  • Information Transfer Systems (AREA)
  • Radar Systems Or Details Thereof (AREA)
KR94011540A 1993-05-28 1994-05-26 Method for non-contiguous data transfer and host bridge and information handling system KR970008191B1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/069,234 US5550989A (en) 1993-05-28 1993-05-28 Bridge circuit that can eliminate invalid data during information transfer between buses of different bitwidths

Publications (1)

Publication Number Publication Date
KR970008191B1 true KR970008191B1 (en) 1997-05-21

Family

ID=22087606

Family Applications (1)

Application Number Title Priority Date Filing Date
KR94011540A KR970008191B1 (en) 1993-05-28 1994-05-26 Method for non-contiguous data transfer and host bridge and information handling system

Country Status (10)

Country Link
US (1) US5550989A (ko)
EP (1) EP0627688B1 (ko)
JP (1) JP2565659B2 (ko)
KR (1) KR970008191B1 (ko)
CN (1) CN1064463C (ko)
AT (1) ATE188049T1 (ko)
BR (1) BR9402108A (ko)
CA (1) CA2124029A1 (ko)
DE (1) DE69422221T2 (ko)
TW (1) TW321743B (ko)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5897667A (en) * 1993-11-16 1999-04-27 Intel Corporation Method and apparatus for transferring data received from a first bus in a non-burst manner to a second bus in a burst manner
SG47015A1 (en) * 1994-02-24 1998-03-20 Intel Corp Apparatus and method for prefetching data to load buffers in a bridge between two buses in a computer
JP3529429B2 (ja) * 1994-06-10 2004-05-24 富士通株式会社 データ送信装置、データ受信装置、データ伝送装置及びデータ伝送方法
US5794062A (en) * 1995-04-17 1998-08-11 Ricoh Company Ltd. System and method for dynamically reconfigurable computing using a processing unit having changeable internal hardware organization
US5692219A (en) * 1995-06-07 1997-11-25 Dell Usa, Lp System and method for disabling or re-enabling PCI-compliant devices in a computer system by masking the idsel signal with a disable or re-enable signal
US5978860A (en) * 1995-06-07 1999-11-02 Dell Usa, L.P. System and method for disabling and re-enabling at least one peripheral device in a computer system by masking a device-configuration-space-access-signal with a disable or re-enable signal
US5802560A (en) * 1995-08-30 1998-09-01 Ramton International Corporation Multibus cached memory system
US5689659A (en) * 1995-10-30 1997-11-18 Motorola, Inc. Method and apparatus for bursting operand transfers during dynamic bus sizing
US5850530A (en) * 1995-12-18 1998-12-15 International Business Machines Corporation Method and apparatus for improving bus efficiency by enabling arbitration based upon availability of completion data
US5712986A (en) * 1995-12-19 1998-01-27 Ncr Corporation Asynchronous PCI-to-PCI Bridge
US5793997A (en) * 1996-01-11 1998-08-11 Hewlett-Packard Company Interface architecture for connection to a peripheral component interconnect bus
US5898888A (en) * 1996-12-13 1999-04-27 International Business Machines Corporation Method and system for translating peripheral component interconnect (PCI) peer-to-peer access across multiple PCI host bridges within a computer system
US6230219B1 (en) * 1997-11-10 2001-05-08 International Business Machines Corporation High performance multichannel DMA controller for a PCI host bridge with a built-in cache
US6178462B1 (en) 1997-11-24 2001-01-23 International Business Machines Corporation Protocol for using a PCI interface for connecting networks
US6170034B1 (en) 1998-03-31 2001-01-02 Lsi Logic Corporation Hardware assisted mask read/write
US6314497B1 (en) * 1998-12-03 2001-11-06 Intel Corporation Apparatus and method for maintaining cache coherency in a memory system
US6233632B1 (en) * 1999-01-07 2001-05-15 Vlsi Technology, Inc. Optimizing peripheral component interconnect transactions in a mixed 32/64-bit environment by eliminating unnecessary data transfers
US6284422B1 (en) 1999-05-14 2001-09-04 Sharp Kabushiki Kaisha Toner for developing electrostatic latent images and image-forming apparatus
US6557087B1 (en) 2000-02-22 2003-04-29 International Business Machines Corporation Management of PCI read access to a central resource
US6993619B2 (en) 2003-03-28 2006-01-31 International Business Machines Corporation Single request data transfer regardless of size and alignment
US7757017B2 (en) * 2007-05-15 2010-07-13 International Business Machines Corporation Adjusting direction of data flow between I/O bridges and I/O hubs based on real time traffic levels
US8260980B2 (en) * 2009-06-10 2012-09-04 Lsi Corporation Simultaneous intermediate proxy direct memory access
CN108229196B (zh) * 2016-12-09 2021-09-07 上海新微技术研发中心有限公司 一种具有存储单元物理保护机制的soc芯片及方法

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4547849A (en) * 1981-12-09 1985-10-15 Glenn Louie Interface between a microprocessor and a coprocessor
US5101478A (en) * 1985-06-28 1992-03-31 Wang Laboratories, Inc. I/O structure for information processing system
EP0303752B1 (en) * 1987-08-20 1993-06-02 International Business Machines Corporation Memory access control device in a mixed data format system
JPS6491263A (en) * 1987-10-01 1989-04-10 Nec Corp Data transfer device
US4878166A (en) * 1987-12-15 1989-10-31 Advanced Micro Devices, Inc. Direct memory access apparatus and methods for transferring data between buses having different performance characteristics
US5142672A (en) * 1987-12-15 1992-08-25 Advanced Micro Devices, Inc. Data transfer controller incorporating direct memory access channels and address mapped input/output windows
US5317715A (en) * 1987-12-15 1994-05-31 Advanced Micro Devices, Inc. Reduced instruction set computer system including apparatus and method for coupling a high performance RISC interface to a peripheral bus having different performance characteristics
US5025412A (en) * 1988-02-17 1991-06-18 Zilog, Inc. Universal bus interface
US5003463A (en) * 1988-06-30 1991-03-26 Wang Laboratories, Inc. Interface controller with first and second buffer storage area for receiving and transmitting data between I/O bus and high speed system bus
US5140679A (en) * 1988-09-14 1992-08-18 National Semiconductor Corporation Universal asynchronous receiver/transmitter
US5255374A (en) * 1992-01-02 1993-10-19 International Business Machines Corporation Bus interface logic for computer system having dual bus architecture
JP3357920B2 (ja) * 1991-07-03 2002-12-16 株式会社日立製作所 バス制御方式及びそのシステム
ATE192590T1 (de) * 1991-09-09 2000-05-15 Siemens Nixdorf Inf Syst Steuereinrichtung zur steuerung der datenübertragung zwischen einem von mehreren ein- /ausgabemodulen und dem arbeitsspeicher einer datenverarbeitungsanlage
JPH05128051A (ja) * 1991-10-31 1993-05-25 Nec Ic Microcomput Syst Ltd バス制御装置

Also Published As

Publication number Publication date
JP2565659B2 (ja) 1996-12-18
ATE188049T1 (de) 2000-01-15
EP0627688B1 (en) 1999-12-22
JPH06348646A (ja) 1994-12-22
DE69422221D1 (de) 2000-01-27
CN1064463C (zh) 2001-04-11
US5550989A (en) 1996-08-27
CN1118478A (zh) 1996-03-13
BR9402108A (pt) 1994-12-13
DE69422221T2 (de) 2000-06-08
TW321743B (ko) 1997-12-01
CA2124029A1 (en) 1994-11-29
EP0627688A1 (en) 1994-12-07

Similar Documents

Publication Publication Date Title
KR970008191B1 (en) Method for non-contiguous data transfer and host bridge and information handling system
AU589815B2 (en) Bus interface circuit for digital data processor
ATE357697T1 (de) Datenübertragungssystem und verfahren
BR9812913A (pt) Dispositivo processador, programa em um meio legìvel por computador, estrutura de dados incorporada em um dispositivo processador de fluido e método de trasmitir dados em um laço de controle de processo fluido
EP0382358A3 (en) Full address and odd boundary direct memory access controller
KR930020903A (ko) 바이트트래킹 시스템 및 방법
EP0517406A3 (en) Computer system for enabling a choice of errordetection technologies
CA2142235A1 (en) Fifo Queue Having Replaceable Entries
NO922092D0 (no) Pc med lokal bussarbitraering
KR890007171A (ko) 버스 마스터
JPH0140366B2 (ko)
ATE188788T1 (de) Eingabe-ausgabe-steuerung, die eingabe/ausgabe- fenster mit adressbereichen aufweist und die fähigkeit zum vorherigen lesen und späteren schreiben besitzt
JPS57111733A (en) Bus conversion system
EP0344999A3 (en) Data transmission system
EP0382342A3 (en) Computer system dma transfer
EP0256134A4 (en) CENTRAL COMPUTER.
SE9103450D0 (sv) Anordning foer oeverfoering av data
JPS5786970A (en) Doubled computer system
JPS61184655A (ja) デ−タ転送方式
KR940012142A (ko) 타이콤 시스템 버스를 통한 데이타의 블록 전송방법
JPS56116139A (en) Production system of transfer data quantity
EP0330110A3 (en) Direct memory access controller
JPS55146530A (en) Data processing device
KR950024080A (ko) 멀티프로세서 시스템의 캐쉬 데이타 전송장치
IES950209A2 (en) Communication apparatus for communicating two microprocessors

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
LAPS Lapse due to unpaid annual fee