KR960026233A - Metal wiring method of semiconductor device - Google Patents

Metal wiring method of semiconductor device Download PDF

Info

Publication number
KR960026233A
KR960026233A KR1019940039346A KR19940039346A KR960026233A KR 960026233 A KR960026233 A KR 960026233A KR 1019940039346 A KR1019940039346 A KR 1019940039346A KR 19940039346 A KR19940039346 A KR 19940039346A KR 960026233 A KR960026233 A KR 960026233A
Authority
KR
South Korea
Prior art keywords
aluminum
nitride film
titanium nitride
layer
depositing
Prior art date
Application number
KR1019940039346A
Other languages
Korean (ko)
Inventor
안희복
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019940039346A priority Critical patent/KR960026233A/en
Publication of KR960026233A publication Critical patent/KR960026233A/en

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

본 발명은 반도체 장치의 제조 공정중 금속 배선 방법에 관한 것으로, 특히 티타늄을 증착하여 알루미늄의 난반사도를 방지할 수 있는 금속배선 방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a metal wiring method during a manufacturing process of a semiconductor device, and more particularly, to a metal wiring method capable of preventing diffuse reflection of aluminum by depositing titanium.

종래에는 알루미늄의 난반사를 방지하기 위하여 티탐늄질화막을 알루미늄 배선막 상부에 도포하였으나 알루미늄의 패턴 또는 홀을 형성하기 위하 마스킹 공정시 알루미늄층과 티타늄질화막층의 열패창 계수의 차이에 따라 티타늄질화막층에 크랙(crack)이 발생하고, 크랙 부위에 현상액이 침투되어 알루미늄층과 반응함으로써 알루미늄 식각시 찌꺼기가 남게 되는 현상이 발생하며, 알루미늄의 부식을 유발하고, 소자의 수율 또한 저하되며, 소자의 신뢰성 또는 감소하는 곤란을 수반하였다.Conventionally, a titanium nitride film is applied on the upper part of the aluminum wiring film to prevent diffuse reflection of aluminum. However, in the masking process to form a pattern or hole of aluminum, the titanium nitride film layer is applied to the titanium nitride film layer according to the difference in the heat loss coefficient of the aluminum layer and the titanium nitride film layer. Cracks are generated, and the developer penetrates the cracks and reacts with the aluminum layer to leave residues when etching aluminum, causing corrosion of the aluminum, lowering the yield of the device, and reducing the reliability of the device. It was accompanied by a decreasing difficulty.

따라서 본 발명은 ARC 티타늄층을 알루미늄 배선박 상부에 증착하여 알루미늄 패턴을 형성하기 위한 사진식각 공정시 알루미늄의 난반사에 의한 마스크의 넥킹(necking)과 마스크의 측부가 소멸된 노치(notch) 현상을 방지하여 소자의 신뢰도가 크게 개선되며, 사진 식각 공정시 현상액의 배리어로 작용하여 금속의 또한 방지할 수 있다.Therefore, the present invention prevents the notching phenomenon of the necking of the mask and the side of the mask dissipated by the diffuse reflection of aluminum during the photolithography process for depositing the ARC titanium layer on the aluminum wiring foil to form an aluminum pattern. Therefore, the reliability of the device is greatly improved, and the metal may also be prevented by acting as a barrier of the developer during the photolithography process.

Description

반도체 장치의 금속 배선 방법.Metal wiring method of a semiconductor device.

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제5도는 본 발명의 일 실시예의 제조방법을 설명하기 위한 각 제조공정에 있어서의 반도체 장치의 요부 단면도.Fig. 5 is a sectional view of principal parts of a semiconductor device in each manufacturing step for explaining the manufacturing method of the embodiment of the present invention.

Claims (3)

반도체 장치의 제조 공정에 있어서, 제1알루늄 배선막을 중착하는 단계와, ARC 티타늄층을 증착하는 단계와, 층간 절연물을 도포하는 단계와, 홀을 형성하는 단계와, 제2알미늄 배선막을 중착하는 단계와, 다시 ARC 티타늄층을 중착하는 단계로 이루어짐을 특징으로 하는 반도체 장치의 금속 배선 방법.In the manufacturing process of a semiconductor device, the steps of: depositing a first aluminum wiring film, depositing an ARC titanium layer, applying an interlayer insulator, forming a hole, and depositing a second aluminum wiring film And a step of depositing the ARC titanium layer again. 제1항에 있어서, 상기 ARC 티타늄막의 두께는 모두 300 내지 1000Å임을 특징으로 하는 반도체 장치의 금속 배선 방법.2. The method of claim 1, wherein the thickness of the ARC titanium film is 300 to 1000 kPa. 제1항 또는 제2항에 있어서, 상기 ARC 티타늄막의 증착 방법은 스퍼터링에 의하여 증착됨을 특징으로 하는 반도체 장치의 금속 배선 방법.The method of claim 1 or 2, wherein the deposition method of the ARC titanium film is deposited by sputtering. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940039346A 1994-12-30 1994-12-30 Metal wiring method of semiconductor device KR960026233A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940039346A KR960026233A (en) 1994-12-30 1994-12-30 Metal wiring method of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940039346A KR960026233A (en) 1994-12-30 1994-12-30 Metal wiring method of semiconductor device

Publications (1)

Publication Number Publication Date
KR960026233A true KR960026233A (en) 1996-07-22

Family

ID=66647884

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940039346A KR960026233A (en) 1994-12-30 1994-12-30 Metal wiring method of semiconductor device

Country Status (1)

Country Link
KR (1) KR960026233A (en)

Similar Documents

Publication Publication Date Title
KR960026233A (en) Metal wiring method of semiconductor device
KR950021425A (en) How to Form Multilayer Metal Wiring
KR0172536B1 (en) Method for forming metal wiring
KR960026220A (en) Manufacturing Method of Semiconductor Device
KR900019151A (en) Manufacturing Method of Semiconductor Device
KR930011116A (en) Manufacturing Method of Semiconductor Device
KR930024106A (en) Contact Forming Method of Semiconductor Device
KR970018231A (en) Metal wiring manufacturing method
KR950009930A (en) Metal wiring formation method of semiconductor device
KR970018413A (en) Method for forming multilayer wiring of semiconductor device
KR970052257A (en) Metal contact way
KR940016870A (en) Metal wiring formation method of semiconductor device
KR920010864A (en) How to Form Flattened Metal Wiring
KR940001277A (en) Manufacturing Method of Semiconductor Device
KR960043119A (en) Via hole formation method of semiconductor device
KR960035969A (en) Method for forming metal wiring
KR940016485A (en) Wiring Formation Method of Semiconductor Device
KR930006880A (en) Method of forming protective film for semiconductor device
KR960002681A (en) How to Form Multilayer Metal Wiring
KR920015574A (en) Metal wiring formation method of semiconductor device
KR960030326A (en) Metal wiring formation method of semiconductor device
KR950006994A (en) Via plug formation method of semiconductor device
KR970052414A (en) How to Fill Metals into Contact Holes in Semiconductor Devices
KR960043120A (en) Via hole formation method of semiconductor device
JPS5984442A (en) Manufacture of semiconductor device

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination