KR960015369A - 신호처리장치 - Google Patents

신호처리장치 Download PDF

Info

Publication number
KR960015369A
KR960015369A KR1019950033814A KR19950033814A KR960015369A KR 960015369 A KR960015369 A KR 960015369A KR 1019950033814 A KR1019950033814 A KR 1019950033814A KR 19950033814 A KR19950033814 A KR 19950033814A KR 960015369 A KR960015369 A KR 960015369A
Authority
KR
South Korea
Prior art keywords
output
buffer means
pair
signal processing
path
Prior art date
Application number
KR1019950033814A
Other languages
English (en)
Other versions
KR100330650B1 (ko
Inventor
가에꼬 구가
Original Assignee
사또 겐이찌로
롬 가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 사또 겐이찌로, 롬 가부시키가이샤 filed Critical 사또 겐이찌로
Publication of KR960015369A publication Critical patent/KR960015369A/ko
Application granted granted Critical
Publication of KR100330650B1 publication Critical patent/KR100330650B1/ko

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3685—Details of drivers for data electrodes
    • G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0294—Details of sampling or holding circuits arranged for use in a driver for data electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0219—Reducing feedthrough effects in active matrix panels, i.e. voltage changes on the scan electrode influencing the pixel voltage due to capacitive coupling
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0247—Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2011—Display of intermediate tones by amplitude modulation
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3614—Control of polarity reversal in general

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Liquid Crystal (AREA)
  • Transforming Electric Information Into Light Information (AREA)
  • Studio Circuits (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

1. 청구범위에 기재된 발명이 속한 기술분야
본 발명은 영상신호를 샘플홀드해서 공급하는데 적당한 신호처리장치에 관한 것이다.
2. 발명이 해결하려고 하는 기술적 과제
본 발명은 간단한 구성에 의해 고화질과 고신뢰성을 갖는 신호처리장치에 제공하는 것을 목적으로 한다.
3. 발명의 해결방법의 요지
적어도 한쌍의 다른 선형신호를 각각 별개로 설정한 적어도 한쌍의 입력단자(1), (2)로부터 소정의 시계열로 기록하고 또한 상기한 선형신호를 소정의 시계열로 하나의 출력단자(3)로부터 출력시키는 신호처리장치로서 상기한 입력단자(1), (2)로부터의 입력을 받는 적어도 한쌍의 제1의 완충수단과 이 제1의 완충수단의 출력에 연결되는 적어도 한쌍의 기억소자와 이 기억소자에 입력단자(1), (2)가 연결되고 또한 상기한 제1의 완충수단의 출력에 각각의 입력이 연결되고 또한 상기한 출력단자에 각각의 출력이 접속된 적어도 한쌍의 제2의 완충수단과 이 제1의 완충수단과 상기한 제1의 완충수단에 공급해야할 전원을 외부로부터의 제어신호에 따라 전환하는 전환수단을 구비하고 상기한 제2의 완충수단의 출력을 상기한 출력단자(3)에서 합성하는 것을 특징으로 하는 신호처리장치.
4. 발명의 중요한 용도
본 발명은 영상표시소자, 특히 액정표시소자에 영상신호를 샘플홀드해서 공급하는 신호처리장치에 관한 것이다.

Description

신호처리장치
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 1실시예에 있어서의 신호처리장치의 블록도,
제2도는 동실시예에 있어서의 주요부의 동작을 표시하는 타이밍차아트,
제3도는 동실시예에 있어서의 완충회로의 회로도.

Claims (2)

  1. 적어도 한쌍의 다른 선형신호를 각각 별개로 설정한 적어도 한쌍의 입력단자(1), (2)로부터 소정의 시계열로 기록하고 또한 상기한 선형신호를 소정의 시계열로 하나의 출력단자(3)로부터 출력시키는 신호처리장치로서 상기한 입력단자(1), (2)로부터의 입력을 받는 적어도 한쌍의 제1의 완충수단과 이 제1의 완충수단의 출력에 연결되는 적어도 한쌍의 기억소자와 이 기억소자에 입력단자(1),(2)가 연결되고 또한 상기한 제1의 완충수단의 출력에 각각의 입력이 연결되고 또한 상기한 출력단자(3)에 각각의 출력이 접속된 적어도 한쌍의 제2의 완충수단과 이 제1의 완충수단과 상기한 제1의 완충수단에 공급해야할 전원을 외부로부터의 제어신호에 따라 전환하는 전환수단을 구비하고 상기한 제2의 완충수단의 출력을 상기한 출력단자(3)에서 합성하는 것을 특징으로 하는 신호처리장치.
  2. 제1항에 있어서, 입력단자(1), (2)로부터 상기한 출력단자(3)에 이르는 제1의 경로(α)와 제2의 경로(β)를 포함하고 상기한 전환수단은 입력측이 전원에 접속되고 또한 출력측은 적어도 상기한 제1의 경로(α)에 관한 상기한 제1의 완충수단의 전원단자와 상기한 제2의 경로(β)에 관한 제2의 완충수단의 전원단자에 접속된 제1의 접점과 상기한 제2의 경로(β)에 관한 제1의 완충수단의 전원단자와 제1의 경로(α)에 관한 제2의 완충수단의 전원단자에 접속된 제2의 접점을 포함하는 것을 특징으로 하는 신호처리장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019950033814A 1994-10-04 1995-10-04 신호처리장치 KR100330650B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP94-240103 1994-10-04
JP6240103A JP2747230B2 (ja) 1994-10-04 1994-10-04 信号処理装置

Publications (2)

Publication Number Publication Date
KR960015369A true KR960015369A (ko) 1996-05-22
KR100330650B1 KR100330650B1 (ko) 2002-11-20

Family

ID=17054540

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950033814A KR100330650B1 (ko) 1994-10-04 1995-10-04 신호처리장치

Country Status (3)

Country Link
US (1) US5703608A (ko)
JP (1) JP2747230B2 (ko)
KR (1) KR100330650B1 (ko)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10293564A (ja) * 1997-04-21 1998-11-04 Toshiba Corp 表示装置
US6943761B2 (en) * 2001-05-09 2005-09-13 Clare Micronix Integrated Systems, Inc. System for providing pulse amplitude modulation for OLED display drivers
AU2002348472A1 (en) * 2001-10-19 2003-04-28 Clare Micronix Integrated Systems, Inc. System and method for providing pulse amplitude modulation for oled display drivers
JP4046015B2 (ja) * 2002-06-07 2008-02-13 セイコーエプソン株式会社 電子回路、電子装置、電気光学装置及び電子機器
TWI379515B (en) * 2008-11-06 2012-12-11 Novatek Microelectronics Corp Correlated double sampling circuit

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4390844A (en) * 1980-12-24 1983-06-28 California Institute Of Technology Integration filter for step waveforms
JPH0654961B2 (ja) * 1985-04-10 1994-07-20 松下電器産業株式会社 サンプルホ−ルド回路
JP2688691B2 (ja) * 1988-01-14 1997-12-10 クラリオン株式会社 積分回路
JPH02143298A (ja) * 1988-11-24 1990-06-01 Toshiba Corp 液晶ディスプレイ装置
FR2646741B1 (fr) * 1989-05-03 1994-09-02 Thomson Hybrides Microondes Echantillonneur-bloqueur a haute frequence d'echantillonnage
JP2862592B2 (ja) * 1989-06-30 1999-03-03 株式会社東芝 ディスプレイ装置
US5341050A (en) * 1992-03-20 1994-08-23 Hughes Aircraft Company Switched capacitor amplifier circuit operating without serially coupled amplifiers
JPH05313614A (ja) * 1992-05-11 1993-11-26 Fujitsu General Ltd ドットマトリックス型液晶表示パネルの駆動回路
JPH06266314A (ja) * 1993-03-17 1994-09-22 Fujitsu Ltd 表示装置の駆動回路

Also Published As

Publication number Publication date
JP2747230B2 (ja) 1998-05-06
KR100330650B1 (ko) 2002-11-20
JPH08106268A (ja) 1996-04-23
US5703608A (en) 1997-12-30

Similar Documents

Publication Publication Date Title
KR880008228A (ko) 표시장치
KR920001420A (ko) 디스플레이 장치용 칼럼 전극 구동회로
KR920702776A (ko) 전기/전자 스위치의 기능 감시 장치
ES2047103T3 (es) Sistema de tratamiento de video y tambien sistema de formacion de imagenes y sistema de almacenamiento de imagen provisto con dicho sistema de video.
KR950004917A (ko) 비디오 카세트 레코더용 입체 영상 분리장치
KR860009420A (ko) 내부회로의 동작모드 스위칭 기능을 갖는 반도체 집적회로
KR960015369A (ko) 신호처리장치
KR950022866A (ko) 양방향 편향 및 디스플레이 장치
KR900017361A (ko) 선형 영상 감지기
JPS6447972A (en) Memory ic testing circuit
KR910021030A (ko) 스큐 클램프 회로
KR910020722A (ko) 집적 반도체 메모리
KR970000682B1 (ko) 움직임보상용 어드레스발생장치
KR950023194A (ko) 전전자 교환기 선로시험모듈 범용시험장치 및 그 방법
JPH06138191A (ja) 半導体集積回路
RU98100241A (ru) Способ и устройство для тестирования мегаэлемента в интегральной схеме и частного применения при использовании itag
DE59306987D1 (de) Meldungserfassungsschaltung für ein Meldesignal
KR940012128A (ko) 마이크로 컴퓨터
KR940001842Y1 (ko) 외부 디스플레이 선택회로
SU714482A1 (ru) Устройство дл переключени тока магнитных головок
KR970031814A (ko) 디스플레이장치에 있어서 수평동기신호 버퍼링회로
KR890001081A (ko) 자기기록 재생장치의 전원회로
KR970031897A (ko) 입출력겸용 단자를 구비한 영상장치
JPS56117476A (en) Driving system of image sensor
KR880003519A (ko) Tv 수상기용 2배 주사화상 처리장치

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20080310

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee