KR950702340A - 집적 반도체 회로 또는 마이크로미케니컬 소자를 위한 글로벌 평탄화 프로세스(planarising process for integrated semiconductor ciruits) - Google Patents

집적 반도체 회로 또는 마이크로미케니컬 소자를 위한 글로벌 평탄화 프로세스(planarising process for integrated semiconductor ciruits)

Info

Publication number
KR950702340A
KR950702340A KR1019940704839A KR19940704839A KR950702340A KR 950702340 A KR950702340 A KR 950702340A KR 1019940704839 A KR1019940704839 A KR 1019940704839A KR 19940704839 A KR19940704839 A KR 19940704839A KR 950702340 A KR950702340 A KR 950702340A
Authority
KR
South Korea
Prior art keywords
integrated semiconductor
pct
ciruits
micromechanical devices
date
Prior art date
Application number
KR1019940704839A
Other languages
English (en)
Other versions
KR100257864B1 (ko
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of KR950702340A publication Critical patent/KR950702340A/ko
Application granted granted Critical
Publication of KR100257864B1 publication Critical patent/KR100257864B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/31051—Planarisation of the insulating layers
    • H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Semiconductor Memories (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Element Separation (AREA)
KR1019940704839A 1992-06-30 1993-06-24 집적 반도체 회로 또는 마이크로미케니컬 소자를 위한 글로벌 평탄화 프로세스 KR100257864B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE4221432A DE4221432C2 (de) 1992-06-30 1992-06-30 Globales Planarisierungsverfahren für integrierte Halbleiterschaltungen oder mikromechanische Bauteile
DEP4221432.7 1992-06-30
PCT/DE1993/000553 WO1994000876A1 (de) 1992-06-30 1993-06-24 Planarisierungverfahren für integrierte halbleiterschaltungen

Publications (2)

Publication Number Publication Date
KR950702340A true KR950702340A (ko) 1995-06-19
KR100257864B1 KR100257864B1 (ko) 2000-06-01

Family

ID=6462141

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940704839A KR100257864B1 (ko) 1992-06-30 1993-06-24 집적 반도체 회로 또는 마이크로미케니컬 소자를 위한 글로벌 평탄화 프로세스

Country Status (8)

Country Link
US (1) US5623164A (ko)
EP (1) EP0648374B1 (ko)
JP (1) JPH07508137A (ko)
KR (1) KR100257864B1 (ko)
AT (1) ATE205334T1 (ko)
DE (2) DE4221432C2 (ko)
TW (1) TW237557B (ko)
WO (1) WO1994000876A1 (ko)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5714779A (en) * 1992-06-30 1998-02-03 Siemens Aktiengesellschaft Semiconductor memory device having a transistor, a bit line, a word line and a stacked capacitor
DE4221432C2 (de) * 1992-06-30 1994-06-09 Siemens Ag Globales Planarisierungsverfahren für integrierte Halbleiterschaltungen oder mikromechanische Bauteile
US6744091B1 (en) * 1995-01-31 2004-06-01 Fujitsu Limited Semiconductor storage device with self-aligned opening and method for fabricating the same
JPH0992717A (ja) * 1995-09-21 1997-04-04 Mitsubishi Electric Corp 半導体装置およびその製造方法
WO1997019468A1 (fr) * 1995-11-20 1997-05-29 Hitachi, Ltd. Dispositif de stockage a semi-conducteur, et processus de fabrication de ce dispositif
JP3941133B2 (ja) * 1996-07-18 2007-07-04 富士通株式会社 半導体装置およびその製造方法
TW377495B (en) 1996-10-04 1999-12-21 Hitachi Ltd Method of manufacturing semiconductor memory cells and the same apparatus
US6034411A (en) * 1997-10-29 2000-03-07 Intersil Corporation Inverted thin film resistor
US6077738A (en) * 1999-06-25 2000-06-20 Taiwan Semiconductor Manufacturing Company Inter-level dielectric planarization approach for a DRAM crown capacitor process
DE10065013B4 (de) * 2000-12-23 2009-12-24 Robert Bosch Gmbh Verfahren zum Herstellen eines mikromechanischen Bauelements
JP2005236321A (ja) * 2005-03-30 2005-09-02 Fujitsu Ltd 半導体装置とその製造方法

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4671851A (en) * 1985-10-28 1987-06-09 International Business Machines Corporation Method for removing protuberances at the surface of a semiconductor wafer using a chem-mech polishing technique
JPH0237059A (ja) * 1988-07-28 1990-02-07 Ikeda Bussan Co Ltd エアバッグ装置
JP2768758B2 (ja) * 1989-10-04 1998-06-25 株式会社東芝 半導体記憶装置及びその製造方法
JP2704557B2 (ja) * 1989-11-24 1998-01-26 三菱電機株式会社 スタックドキャパシタセルを有する半導体装置
JPH03190161A (ja) * 1989-12-20 1991-08-20 Fujitsu Ltd 半導体記憶装置及びその製造方法
JPH0482263A (ja) * 1990-07-25 1992-03-16 Sharp Corp 半導体記憶装置
US5064683A (en) * 1990-10-29 1991-11-12 Motorola, Inc. Method for polish planarizing a semiconductor substrate by using a boron nitride polish stop
JP2757733B2 (ja) * 1992-03-25 1998-05-25 松下電器産業株式会社 半導体装置の製造方法
DE4223878C2 (de) * 1992-06-30 1995-06-08 Siemens Ag Herstellverfahren für eine Halbleiterspeicheranordnung
DE4221432C2 (de) * 1992-06-30 1994-06-09 Siemens Ag Globales Planarisierungsverfahren für integrierte Halbleiterschaltungen oder mikromechanische Bauteile
DE4221431A1 (de) * 1992-06-30 1994-01-05 Siemens Ag Herstellverfahren für einen Schlüsselkondensator
JP3197064B2 (ja) * 1992-07-17 2001-08-13 株式会社東芝 半導体記憶装置

Also Published As

Publication number Publication date
TW237557B (ko) 1995-01-01
WO1994000876A1 (de) 1994-01-06
DE59310208D1 (de) 2001-10-11
US5623164A (en) 1997-04-22
KR100257864B1 (ko) 2000-06-01
EP0648374A1 (de) 1995-04-19
DE4221432A1 (de) 1994-01-05
EP0648374B1 (de) 2001-09-05
DE4221432C2 (de) 1994-06-09
ATE205334T1 (de) 2001-09-15
JPH07508137A (ja) 1995-09-07

Similar Documents

Publication Publication Date Title
KR950702340A (ko) 집적 반도체 회로 또는 마이크로미케니컬 소자를 위한 글로벌 평탄화 프로세스(planarising process for integrated semiconductor ciruits)
WO2001001469A3 (en) Process for designing a mask
Price et al. Damascene copper interconnects with polymer ILDs
MY124964A (en) Method for epitaxial bipolar bicmos
DE69728691D1 (de) Zusammensetzung zum chemisch-mechanischen polieren von oxyden
SG135967A1 (en) Post passivation interconnection schemes on top of the ic chips
DE69316038D1 (de) Kühlungsstruktur für integrierte Schaltungen
DE69932773D1 (de) Integrierte logische Halbleiterschaltung mit sequentiellen Schaltungen zur Unterdrückung von Subschwellenwert-Leckstrom
WO2000063966A3 (en) Method for planarized deposition of a material
SG78278A1 (en) Ferroelectric transistors semiconductor storage devices method of operating ferroelectric transistors and method of manufacturing ferroelectric transistors
KR960015801A (ko) 집적화된 표면 상호접속부 및 소자들을 갖는 반도체 칩 및 전자적 모듈과 이를 제조하는 방법
ID17230A (id) Metode memproses lapisan bawah
DE3873938D1 (de) Laminiertes substrat fuer integrierte schaltungen.
EP1883957A4 (en) CREATING A LOCAL AND GLOBAL WIRING FOR A SEMICONDUCTOR PRODUCT
KR980006244A (ko) 반도체 장치 및 그 제조방법
MY129597A (en) Method for manufacturing a semiconductor wafer which is coated on one side and provided with a finish
DE69730577D1 (de) Verbesserungen im chemisch-mechanischen Polieren von Halbleiterscheiben
EP0391708A3 (en) Backside metallization scheme for semiconductor devices
TW430946B (en) Dual damascene process
TW368721B (en) Local oxidation method employing polycide/silicon nitride clearance wall by controlling the width of pad oxide and silicon nitride to optimize the forming of isolation area
SE9504150L (sv) Förfarande vid tillverkning av en halvledaranordning
ATE375006T1 (de) Gesicherte integrierte halbleiterschaltungsanordnung und herstellungsverfahren
Barsuhn Functional wafer-A new step in LSI
TW372347B (en) Semiconductor device having tungsten nitride sidewalls formed on tungsten regions and method of construction
US6110014A (en) Method and apparatus polishing wafer for extended effective area of wafer

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070227

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee