KR930020603A - 드라이 에칭 방법 및 장치 - Google Patents

드라이 에칭 방법 및 장치 Download PDF

Info

Publication number
KR930020603A
KR930020603A KR1019930003894A KR930003894A KR930020603A KR 930020603 A KR930020603 A KR 930020603A KR 1019930003894 A KR1019930003894 A KR 1019930003894A KR 930003894 A KR930003894 A KR 930003894A KR 930020603 A KR930020603 A KR 930020603A
Authority
KR
South Korea
Prior art keywords
vacuum chamber
etching
sample
gas
controlling
Prior art date
Application number
KR1019930003894A
Other languages
English (en)
Other versions
KR100298954B1 (ko
Inventor
다까오 구미하시
가즈노리 쯔지모또
신이찌 다찌
Original Assignee
가나이 쯔또무
가부시끼가이샤 히다찌세이사꾸쇼
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 가나이 쯔또무, 가부시끼가이샤 히다찌세이사꾸쇼 filed Critical 가나이 쯔또무
Publication of KR930020603A publication Critical patent/KR930020603A/ko
Application granted granted Critical
Publication of KR100298954B1 publication Critical patent/KR100298954B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041Cleaning
    • H01L21/02057Cleaning during device manufacture
    • H01L21/02068Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers
    • H01L21/02071Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers the processing being a delineation, e.g. RIE, of conductive layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32009Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
    • H01J37/32082Radio frequency generated discharge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32009Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
    • H01J37/32192Microwave generated discharge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32431Constructional details of the reactor
    • H01J37/3244Gas supply means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32431Constructional details of the reactor
    • H01J37/3244Gas supply means
    • H01J37/32449Gas control, e.g. control of the gas flow
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32917Plasma diagnostics
    • H01J37/32935Monitoring and controlling tubes by information coming from the object and/or discharge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065Plasma etching; Reactive-ion etching
    • H01L21/30655Plasma etching; Reactive-ion etching comprising alternated and repeated etching and passivation steps, e.g. Bosch process
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • H01L21/31116Etching inorganic layers by chemical means by dry-etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3213Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32135Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
    • H01L21/32136Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3213Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32135Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
    • H01L21/32136Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
    • H01L21/32137Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas of silicon-containing layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2237/00Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
    • H01J2237/32Processing objects by plasma generation
    • H01J2237/33Processing objects by plasma generation characterised by the type of processing
    • H01J2237/334Etching

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Plasma & Fusion (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Analytical Chemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Drying Of Semiconductors (AREA)

Abstract

반도체상의 미세 이방성 패터닝에 적합한 드라이 에칭 방법 및 장치로서, 이방성 에칭 및 오버에칭을 용이하게 실행하기 위하여, 첫번째와 두번째 조건사이에 샘플의 에칭 패턴 측벽의 처리를 변경하도록 진공실의 실효 배기속도와 가스 유량중의 적어도 하나를 변경하고 첫번째와 두번째 조건이 퇴적막의 유무 또는 테이퍼각의 유무를 포함한다.
이러한 드라이 에칭 방법 및 장치에 의해, 이방성 에칭 및 오버에칭을 용이하게 실행할 수 있다.

Description

드라이 에칭 방법 및 장치
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제7도(a)~제7도(e)는 본 발명의 드라이 에칭 방법의 하나의 실시예에 따라 반도체 장치를 제조하는 공정을 도시한 도면.
제8도는 본 발명의 기술에 따라 구성된 드라이 에칭 장치의 하나의 실시예의 단면도.

Claims (14)

  1. 진공실에 샘플을 마련하는 스텝, 상기 진공실에 에칭 가스를 공급하는 스텝, 퇴적막이 상기 샘플의 에칭 패턴 측벽에 발생하는 조건과 퇴적막이 에칭 패턴 측벽에 발생하지 않는 조건사이에서 변하도록 진공실의 실효배기 속도와 가스의 유량중의 적어도 하나를 제어하는 스텝을 포함하는 드라이 에칭 방법.
  2. 특허청구의 범위 제1항에 있어서, 상기 제어하는 스텝은 진공실의 실효 배기 속도와 가스의 유량중의 적어도 하나가 주기적으로 변하도록 실행되는 드라이 에칭방법.
  3. 진공실에 샘플을 마련하는 스텝, 상기 진공에 에칭 가스를 공급하는 스텝, 상기 샘플의 에칭 패턴 측벽이 에칭 패턴 측벽이 테이퍼 형상으로 형성되는 조건과 에칭 패턴 측벽이 수직과 언더커트 형상중의 하나의 형상으로 형성되는 조건사이에서 변하도록 진공실의 실효 배기 속도와 에칭 가스의 유량중의 적어도 하나를 제어하는 스텝을 포함하는 드라이 에칭 방법.
  4. 진공실에 샘플을 마련하는 스텝, 상기 진공에 에칭 가스를 공급하는 스텝, 상기 샘플을 에칭 패턴 측벽의 각도를 변경하기 위해 진공실의 실효 배기 속도와 가스의 유량중의 적어도 하나를 제어하는 스텝을 포함하는 드라이 에칭 방법.
  5. 진공실에 샘플을 마련하는 스텝, 상기 진공실에 에칭 가스를 공급하는 스텝, 상기 진공실로 들어오는 가스 입자수가 증가하여 소정의 값보다 크게되거나 감소하여 소정의 값보다 작게 되도록 진공실의 실효 배기 속도와 가스의 유량중의 적어도 하나를 제어하는 스텝을 포함하는 드라이 에칭 방법.
  6. 특허청구의 범위 제5항에 있어서, 상기 소정의 값은 에칭 가스의 종류, 가스가 플라즈마로 변하는 조건, 에칭될 샘플의 구조중의 적어도 하나에 따라 결정되는 드라이 에칭 방법.
  7. 특허청구의 범위 제5항에 있어서, 상기 소정의 값은 샘플에 들어오는 입자수의 3배인 드라이 에칭 방법.
  8. 진공실에 샘플을 마련하는 스텝, 상기 진공실에 에칭 가스를 공급하는 스텝, 마스크 패턴을 형성하기 위해 상기 샘플의 층을 에칭하는 스텝, 에칭 나머지를 제거하기 위해 상기 층을 오버에칭하는 스텝을 포함하며, 상기 진공실의 실효 배기 속도는 에칭 스텝시보다 오버에칭 스텝시에 더빠른 드라이 에칭 방법.
  9. 진공실에 샘플을 마련하는 스텝, 상기 진공실에 에칭 가스를 공급하는 스텝, 마스크 패턴을 형성하기 위해 상기 층을 에칭하는 스텝, 에칭 나머지를 제거하기위해 상기 층을 오버에칭하는 스텝, 퇴적막이 상기 샘플의 에칭 패턴 측벽에 발생하는 조건과 퇴적막이 에칭 패턴 측벽에 발생하지 않는 조건사이에서 변하도록 진공실의 실효 배기 속도와가스의 유량중의 적어도 하나를 제어하는 스텝을 포함하는 드라이 에칭 방법.
  10. 진공실에 샘플을 마련하는 스텝, 상기 진공실에 에칭 가스를 공급하는 스텝, 상기 샘플을 에칭하는 스텝, 상기 진공실에서 발생된 프라즈마 발광의 강도에 따라 진공실의 실효 배기 속도와 가스의 유량중의 적어도 하나를 제어하는 스텝을 포함하는 드라이 에칭 방법.
  11. 진공실에 샘플을 마련하는 스텝, 상기 진공실에 에칭 가스를 공급하는 스텝, 상기 샘플을 에칭하는 스텝, 상기 에칭 스텝에 의해 노출된 바닥층의 면적에 따라 진공실의 실효 배기 속도와 가스의 유량중의 적어도 하나를 제어하는 스텝을 포함하는 드라이 에칭 방법.
  12. 에칭 가스를 진공실로 도입하는 가스 입구를 갖는 공실, 에칭될 샘플을 지지하는 진공실의 샘플 스테이지, 상기 진공실에서 발생된 플라즈마 발광의 강도를 측정하는 수단, 상기 진공실의 실효 배기 속도를 제어하는 제1의 제어 수단, 상기 입구를 통해 들어오는 에칭 가스의 유량을 제어하는 제2의 수단, 상기 측정하는 수단에서 받은 신호에 따라 상기 제1 및 제2의 수단중의 적어도 하나를 제어하는 제3의 수단을 포함하는 드라이 에칭 방법.
  13. 에칭 가스를 진공실로 도입하는 가스 입구를 갖는 진공실, 진공실에서 에칭될 샘플을 지지하는 진공실의 샘플 스테이지, 상기 에칭 가스에 의해 노출된 바닥층의 면적을 측정하는 수단, 상기 진공실의 실효 배기 속도를 제어하는 제1의 제어 수단, 상기 에칭 가스의 유량을 제어하는 제2의 수단, 상기 측정하는 수단에서 받은 신호에 따라 상기 제1 및 제2의 수단중의 적어도 하나를 제어하는 제3의 제어 수단을 포함하는 드라이 에칭 방법.
  14. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019930003894A 1992-03-18 1993-03-15 드라이에칭방법및장치 KR100298954B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP92-061736 1992-03-18
JP4061736A JPH05267249A (ja) 1992-03-18 1992-03-18 ドライエッチング方法及びドライエッチング装置

Publications (2)

Publication Number Publication Date
KR930020603A true KR930020603A (ko) 1993-10-20
KR100298954B1 KR100298954B1 (ko) 2001-11-30

Family

ID=13179782

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930003894A KR100298954B1 (ko) 1992-03-18 1993-03-15 드라이에칭방법및장치

Country Status (4)

Country Link
EP (1) EP0561402B1 (ko)
JP (1) JPH05267249A (ko)
KR (1) KR100298954B1 (ko)
DE (1) DE69325604T2 (ko)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6069090A (en) 1994-01-11 2000-05-30 Matsushita Electric Industrial Co., Ltd. Method and apparatus for semiconductor device fabrication
JP2720420B2 (ja) * 1994-04-06 1998-03-04 キヤノン販売株式会社 成膜/エッチング装置
JP2871460B2 (ja) * 1994-05-20 1999-03-17 株式会社日立製作所 シリコンのエッチング方法
US5702564A (en) * 1995-01-03 1997-12-30 Advanced Micro Devices, Inc. Method of etching conductive lines without undercutting
EP1145276A1 (en) * 1998-12-30 2001-10-17 Lam Research Corporation Method and apparatus for etch rate stabilization
US6417013B1 (en) 1999-01-29 2002-07-09 Plasma-Therm, Inc. Morphed processing of semiconductor devices
JP2002353205A (ja) * 2000-08-28 2002-12-06 Mitsubishi Electric Corp 半導体装置の製造方法およびそれに用いられるウェハ処理装置並びに半導体装置
JP4431402B2 (ja) * 2002-04-08 2010-03-17 東京エレクトロン株式会社 プラズマエッチング方法
US7986843B2 (en) 2006-11-29 2011-07-26 Google Inc. Digital image archiving and retrieval in a mobile device system
JP2012169390A (ja) * 2011-02-14 2012-09-06 Hitachi High-Technologies Corp プラズマ処理方法
CN110005603B (zh) * 2019-04-23 2020-04-14 东北大学 一种微型真空泵抽气性能测试装置及方法
CN112853326B (zh) * 2021-01-06 2022-09-02 长江存储科技有限责任公司 一种膜层沉积方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59147433A (ja) * 1983-02-14 1984-08-23 Hitachi Ltd エツチング装置
JPS6050923A (ja) * 1983-08-31 1985-03-22 Hitachi Ltd プラズマ表面処理方法
US4793897A (en) * 1987-03-20 1988-12-27 Applied Materials, Inc. Selective thin film etch process
JPH0383335A (ja) * 1989-08-28 1991-04-09 Hitachi Ltd エッチング方法

Also Published As

Publication number Publication date
DE69325604D1 (de) 1999-08-19
DE69325604T2 (de) 2000-03-09
EP0561402A1 (en) 1993-09-22
JPH05267249A (ja) 1993-10-15
KR100298954B1 (ko) 2001-11-30
EP0561402B1 (en) 1999-07-14

Similar Documents

Publication Publication Date Title
KR930020603A (ko) 드라이 에칭 방법 및 장치
US4609426A (en) Method and apparatus for monitoring etching
US4328068A (en) Method for end point detection in a plasma etching process
CN100373557C (zh) 蚀刻量检测方法、蚀刻方法和蚀刻装置
US4422897A (en) Process for selectively etching silicon
US4341616A (en) Dry etching device
JPH07188950A (ja) プラズマエッチング室の不純物減少の改良
JPS5656636A (en) Processing method of fine pattern
JP2001196352A (ja) ホトレジスト灰化処理装置での灰レート均一性を改良する方法
KR950021175A (ko) 드라이에칭 방법
US4406733A (en) Dry etching method
WO2001024255A3 (en) Interferometric method for endpointing plasma etch processes
JPH0452611B2 (ko)
JP4673457B2 (ja) プラズマ処理方法
US5082524A (en) Addition of silicon tetrabromide to halogenated plasmas as a technique for minimizing photoresist deterioration during the etching of metal layers
US5591300A (en) Single crystal silicon dry-etch endpoint based on dopant-dependent and thermally-assisted etch rates
JPH03181129A (ja) エッチングの終点検知方法
JPS63111621A (ja) エツチング処理装置
JPS57202733A (en) Dry etching device
JPH01268886A (ja) プラズマドライエッチング方法
JP2885150B2 (ja) ドライエッチング装置のドライクリーニング方法
JPS62249420A (ja) プラズマ処理装置
JPS635528A (ja) 反応性スパッタエッチング方法
JPS6381926A (ja) ドライエツチング装置およびその制御方法
JP3339136B2 (ja) ドライエッチング方法及びドライエッチング装置

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
O035 Opposition [patent]: request for opposition
G170 Publication of correction
O132 Decision on opposition [patent]
O074 Maintenance of registration after opposition [patent]: final registration of opposition
G170 Publication of correction
G171 Publication of correction by opposition
FPAY Annual fee payment

Payment date: 20050531

Year of fee payment: 5

LAPS Lapse due to unpaid annual fee