KR920022699A - 지연 보상 회로 - Google Patents

지연 보상 회로 Download PDF

Info

Publication number
KR920022699A
KR920022699A KR1019910007988A KR910007988A KR920022699A KR 920022699 A KR920022699 A KR 920022699A KR 1019910007988 A KR1019910007988 A KR 1019910007988A KR 910007988 A KR910007988 A KR 910007988A KR 920022699 A KR920022699 A KR 920022699A
Authority
KR
South Korea
Prior art keywords
pull
transmission line
inverter
signal driver
driver circuit
Prior art date
Application number
KR1019910007988A
Other languages
English (en)
Inventor
장경우
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019910007988A priority Critical patent/KR920022699A/ko
Priority to US07/725,768 priority patent/US5191245A/en
Priority to FR919109070A priority patent/FR2676606B1/fr
Priority to JP3240193A priority patent/JPH04355512A/ja
Priority to DE4128737A priority patent/DE4128737C2/de
Priority to GB9118528A priority patent/GB2255883B/en
Publication of KR920022699A publication Critical patent/KR920022699A/ko

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B3/00—Line transmission systems
    • H04B3/02—Details
    • H04B3/30—Reducing interference caused by unbalance current in a normally balanced line
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/3565—Bistables with hysteresis, e.g. Schmitt trigger
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
    • H03K19/01721—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits by means of a pull-up or down element
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/08—Modifications for reducing interference; Modifications for reducing effects due to line faults ; Receiver end arrangements for detecting or overcoming line faults
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/12—Compensating for variations in line impedance

Abstract

내용 없음.

Description

지연 보상 회로
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제3도는 본 발명에 따른 회로도,
제4도는 본 발명에 따른 동작 타이밍도.

Claims (6)

  1. 신호드라이버와, 상기 신호 드라이버의 드라이브신호를 받기 위한 리시버와, 상기 신호 드라이버와 리시버간에 접속된 데이타 전송라인을 갖는 디지탈 데이타 전송 회로에 있어서, 상기 전송라인에 접속하여 전송되는 데이타를 반전 시키는 인버터와, 상기 인버터와 상기 전송라인에 병렬 접속하여 상기 인버터의 출력에 따라 상기 전송라인을 통해 전송되는 데이타의 풀다운 시간을 보상하는 풀다운 수단으로 구성함을 특징으로 하는 신호 드라이버 회로.
  2. 제1항에 있어서, 풀다운수단이, 전송라인을 통해 전송되는 전송데이타가 풀다운 할시 부의 전원을 상기 전송라인에 공급할수 있는 트랜지스터 쌍을 가짐을 특징으로 하는 신호 드라이버 회로.
  3. 제1항에 있어서, 인버터는, 트립포인트가 소정 로직 하이레벨의 적어도 3/4구간 이상에 설정된 인버터임을 특징으로 하는 신호 드라이버 회로.
  4. 제1항에 있어서, 풀다운수단과 병렬 접속하여 전송라인의 전송신호가 풀다운 될시 풀다운수단이 그 풀다운 시간을 충분히 단축할 수 있도록 풀다운수단을 적절히 인에이블 또는 디스에이블 시키는 지연수단을 더 구비함을 특징으로 하는 신호 드라이버 회로.
  5. 제1항에 있어서, 인버터와 전송 라인에 병렬 접속하여 상기 인버터의 출력에 따라 상기 전송라인을 통해 전송되는 데이타의 풀업 시간을 보상하는 풀업 수단을 더 구비함을 특징으로 하는 신호 드라이버 회로.
  6. 제5항에 풀업 수단의 풀업시간 보상은 인버터의 트립포인트를 낮출때 안정된 효과를 가짐을 특징으로 하는 신호 드라이버회로.
    ※ 참고사항 : 최초출원 내용에 의하여 공개되는 것임.
KR1019910007988A 1991-05-16 1991-05-16 지연 보상 회로 KR920022699A (ko)

Priority Applications (6)

Application Number Priority Date Filing Date Title
KR1019910007988A KR920022699A (ko) 1991-05-16 1991-05-16 지연 보상 회로
US07/725,768 US5191245A (en) 1991-05-16 1991-07-02 Delay compensation circuit
FR919109070A FR2676606B1 (fr) 1991-05-16 1991-07-18 Circuit de compensation de retard.
JP3240193A JPH04355512A (ja) 1991-05-16 1991-08-28 遅延補償回路
DE4128737A DE4128737C2 (de) 1991-05-16 1991-08-29 Datenübertragungsschaltkreis
GB9118528A GB2255883B (en) 1991-05-16 1991-08-29 Delay compensation circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910007988A KR920022699A (ko) 1991-05-16 1991-05-16 지연 보상 회로

Publications (1)

Publication Number Publication Date
KR920022699A true KR920022699A (ko) 1992-12-19

Family

ID=19314554

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910007988A KR920022699A (ko) 1991-05-16 1991-05-16 지연 보상 회로

Country Status (6)

Country Link
US (1) US5191245A (ko)
JP (1) JPH04355512A (ko)
KR (1) KR920022699A (ko)
DE (1) DE4128737C2 (ko)
FR (1) FR2676606B1 (ko)
GB (1) GB2255883B (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8283958B2 (en) 2009-02-27 2012-10-09 Samsung Electronics Co., Ltd. Delay-locked loop and electronic device including the same

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04349715A (ja) * 1991-05-28 1992-12-04 Sharp Corp タイマ回路
FR2684206B1 (fr) * 1991-11-25 1994-01-07 Sgs Thomson Microelectronics Sa Circuit de lecture de fusible de redondance pour memoire integree.
US5324999A (en) * 1992-10-27 1994-06-28 Texas Instruments Incorporated Input buffer with compensated low-pass filter network
AU7981094A (en) * 1993-11-09 1995-05-29 Motorola, Inc. Circuit and method for generating a delayed output signal
JP3190199B2 (ja) * 1994-03-16 2001-07-23 株式会社東芝 同相信号出力回路、逆相信号出力回路、二相信号出力回路及び信号出力回路
JP2889113B2 (ja) * 1994-04-26 1999-05-10 インターナショナル・ビジネス・マシーンズ・コーポレイション 遅延発生装置、デ−タ処理システム及びデ−タ伝送システム
KR970005570B1 (ko) * 1994-07-14 1997-04-17 현대전자산업 주식회사 데이타 출력버퍼
CA2179124C (en) * 1996-06-14 2000-07-25 George Deliyannides Process compensated integrated circuit output driver
US5793238A (en) * 1996-11-01 1998-08-11 Cypress Semiconductor Corp. RC delay with feedback
US6472917B2 (en) * 1997-03-19 2002-10-29 Hitachi, Ltd. Semiconductor integrated circuit device having compensation for wiring distance delays
DE19743298C2 (de) * 1997-09-30 2000-06-08 Siemens Ag Impulsformerschaltung
DE19743347C2 (de) * 1997-09-30 1999-08-12 Siemens Ag RS-Flip-Flop mit Enable-Eingängen
US6097231A (en) * 1998-05-29 2000-08-01 Ramtron International Corporation CMOS RC equivalent delay circuit
US6462597B2 (en) * 1999-02-01 2002-10-08 Altera Corporation Trip-point adjustment and delay chain circuits
US6384654B1 (en) * 2000-10-17 2002-05-07 Glenn Noufer High speed circuit of particular utility in delay and phase locked loops
TWI239141B (en) * 2003-08-01 2005-09-01 Hon Hai Prec Ind Co Ltd System and method for improving waveform distortion in transferring signals
EP1940028B1 (en) * 2006-12-29 2012-02-29 STMicroelectronics Srl Asynchronous interconnection system for 3D inter-chip communication
US8928366B2 (en) * 2013-01-16 2015-01-06 Qualcomm Incorporated Method and apparatus for reducing crowbar current

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5321266B2 (ko) * 1972-10-04 1978-07-01
FR2486722A1 (fr) * 1980-07-11 1982-01-15 Aerospatiale Reflecteur d'antenne deployable
US4700089A (en) * 1984-08-23 1987-10-13 Fujitsu Limited Delay circuit for gate-array LSI
JPH01192220A (ja) * 1988-01-28 1989-08-02 Mitsubishi Electric Corp ドライバ回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8283958B2 (en) 2009-02-27 2012-10-09 Samsung Electronics Co., Ltd. Delay-locked loop and electronic device including the same

Also Published As

Publication number Publication date
GB9118528D0 (en) 1991-10-16
GB2255883B (en) 1995-08-02
DE4128737A1 (de) 1992-11-19
JPH04355512A (ja) 1992-12-09
GB2255883A (en) 1992-11-18
US5191245A (en) 1993-03-02
DE4128737C2 (de) 1995-06-22
FR2676606B1 (fr) 1993-08-27
FR2676606A1 (fr) 1992-11-20

Similar Documents

Publication Publication Date Title
KR920022699A (ko) 지연 보상 회로
KR960009247B1 (en) Data output buffer of semiconductor integrated circuit
KR910017767A (ko) 단일 단자형 mos-ecl 출력버퍼
US5105104A (en) Self-adjusting precharge level circuit
EP0347082A3 (en) Asynchronous interrupt status bit circuit
JPS6431258A (en) Microprocessor
KR100422821B1 (ko) 출력 버퍼 장치
KR860003708A (ko) 집적회로칩용 다상클럭 버퍼회로
EP0306234A3 (en) A flip-flop arrangement
JPS57198593A (en) Memory circuit
KR970007659A (ko) 버스라인의 로딩보상회로를 구비하는 반도체장치
JPS55140921A (en) Buffer circuit for two-way bus
EP0203700A3 (en) Logic level translators
JPS6423617A (en) Fet capacitance driver logic circuit
KR890015547A (ko) 주장치와 키폰전화기간의 직렬데이타 송수신 전달회로
KR910002184A (ko) 채널속도 변환 및 채널 집선신호
JPS54152936A (en) Output buffer circuit
KR920015716A (ko) 3상태를 갖는 전류 드라이버회로
KR970063941A (ko) 온도 독립형 버퍼 회로
KR970023407A (ko) 고속용 입출력 드라이버 구조
KR970013740A (ko) 파이프라인 출력 기능을 갖는 동기식 기억소자의 출력 회로
IT1251296B (it) Circuito di compensazione di ritardo
KR930005362A (ko) 바이씨모오스 출력 버퍼
JPS5596712A (en) Mounting system of electronic circuit
KR890011271A (ko) 콘트롤러와 레이저 프린터간의 데이타신호 전송회로 및 방법

Legal Events

Date Code Title Description
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid