FR2676606B1 - Circuit de compensation de retard. - Google Patents

Circuit de compensation de retard.

Info

Publication number
FR2676606B1
FR2676606B1 FR919109070A FR9109070A FR2676606B1 FR 2676606 B1 FR2676606 B1 FR 2676606B1 FR 919109070 A FR919109070 A FR 919109070A FR 9109070 A FR9109070 A FR 9109070A FR 2676606 B1 FR2676606 B1 FR 2676606B1
Authority
FR
France
Prior art keywords
compensation circuit
delay compensation
delay
circuit
compensation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR919109070A
Other languages
English (en)
Other versions
FR2676606A1 (fr
Inventor
Kang Kyoung-Woo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of FR2676606A1 publication Critical patent/FR2676606A1/fr
Application granted granted Critical
Publication of FR2676606B1 publication Critical patent/FR2676606B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B3/00Line transmission systems
    • H04B3/02Details
    • H04B3/30Reducing interference caused by unbalanced currents in a normally balanced line
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356Bistable circuits
    • H03K3/3565Bistables with hysteresis, e.g. Schmitt trigger
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01Modifications for accelerating switching
    • H03K19/017Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01707Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
    • H03K19/01721Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits by means of a pull-up or down element
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/08Modifications for reducing interference; Modifications for reducing effects due to line faults ; Receiver end arrangements for detecting or overcoming line faults
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/12Compensating for variations in line impedance

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Computing Systems (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Pulse Circuits (AREA)
  • Logic Circuits (AREA)
  • Dc Digital Transmission (AREA)
  • Electronic Switches (AREA)
FR919109070A 1991-05-16 1991-07-18 Circuit de compensation de retard. Expired - Fee Related FR2676606B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910007988A KR920022699A (ko) 1991-05-16 1991-05-16 지연 보상 회로

Publications (2)

Publication Number Publication Date
FR2676606A1 FR2676606A1 (fr) 1992-11-20
FR2676606B1 true FR2676606B1 (fr) 1993-08-27

Family

ID=19314554

Family Applications (1)

Application Number Title Priority Date Filing Date
FR919109070A Expired - Fee Related FR2676606B1 (fr) 1991-05-16 1991-07-18 Circuit de compensation de retard.

Country Status (6)

Country Link
US (1) US5191245A (fr)
JP (1) JPH04355512A (fr)
KR (1) KR920022699A (fr)
DE (1) DE4128737C2 (fr)
FR (1) FR2676606B1 (fr)
GB (1) GB2255883B (fr)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04349715A (ja) * 1991-05-28 1992-12-04 Sharp Corp タイマ回路
FR2684206B1 (fr) * 1991-11-25 1994-01-07 Sgs Thomson Microelectronics Sa Circuit de lecture de fusible de redondance pour memoire integree.
US5324999A (en) * 1992-10-27 1994-06-28 Texas Instruments Incorporated Input buffer with compensated low-pass filter network
WO1995013656A1 (fr) * 1993-11-09 1995-05-18 Motorola Inc. Circuit et procede de generation d'un signal de sortie retarde
JP3190199B2 (ja) * 1994-03-16 2001-07-23 株式会社東芝 同相信号出力回路、逆相信号出力回路、二相信号出力回路及び信号出力回路
JP2889113B2 (ja) * 1994-04-26 1999-05-10 インターナショナル・ビジネス・マシーンズ・コーポレイション 遅延発生装置、デ−タ処理システム及びデ−タ伝送システム
KR970005570B1 (ko) * 1994-07-14 1997-04-17 현대전자산업 주식회사 데이타 출력버퍼
US5760618A (en) * 1996-06-14 1998-06-02 Pmc-Sierra, Inc. Process compensated integrated circuit output driver
US5793238A (en) * 1996-11-01 1998-08-11 Cypress Semiconductor Corp. RC delay with feedback
US6472917B2 (en) * 1997-03-19 2002-10-29 Hitachi, Ltd. Semiconductor integrated circuit device having compensation for wiring distance delays
DE19743298C2 (de) * 1997-09-30 2000-06-08 Siemens Ag Impulsformerschaltung
DE19743347C2 (de) * 1997-09-30 1999-08-12 Siemens Ag RS-Flip-Flop mit Enable-Eingängen
US6097231A (en) * 1998-05-29 2000-08-01 Ramtron International Corporation CMOS RC equivalent delay circuit
US6462597B2 (en) * 1999-02-01 2002-10-08 Altera Corporation Trip-point adjustment and delay chain circuits
US6384654B1 (en) * 2000-10-17 2002-05-07 Glenn Noufer High speed circuit of particular utility in delay and phase locked loops
TWI239141B (en) * 2003-08-01 2005-09-01 Hon Hai Prec Ind Co Ltd System and method for improving waveform distortion in transferring signals
EP1940028B1 (fr) * 2006-12-29 2012-02-29 STMicroelectronics Srl Système d'interconnexion asynchrone pour une communication entre puces en 3D
KR20100097927A (ko) 2009-02-27 2010-09-06 삼성전자주식회사 지연 동기 루프 및 이를 포함하는 전자 장치
US8928366B2 (en) * 2013-01-16 2015-01-06 Qualcomm Incorporated Method and apparatus for reducing crowbar current

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5321266B2 (fr) * 1972-10-04 1978-07-01
FR2486722A1 (fr) * 1980-07-11 1982-01-15 Aerospatiale Reflecteur d'antenne deployable
US4700089A (en) * 1984-08-23 1987-10-13 Fujitsu Limited Delay circuit for gate-array LSI
JPH01192220A (ja) * 1988-01-28 1989-08-02 Mitsubishi Electric Corp ドライバ回路

Also Published As

Publication number Publication date
KR920022699A (ko) 1992-12-19
GB2255883A (en) 1992-11-18
FR2676606A1 (fr) 1992-11-20
DE4128737C2 (de) 1995-06-22
GB9118528D0 (en) 1991-10-16
GB2255883B (en) 1995-08-02
DE4128737A1 (de) 1992-11-19
US5191245A (en) 1993-03-02
JPH04355512A (ja) 1992-12-09

Similar Documents

Publication Publication Date Title
FI920527A0 (fi) Kraftkaella med en hoegenergifaktor.
FI920718A0 (fi) Vaetskefoerdelare med indraget foerdelningsmunstycke.
FR2676606B1 (fr) Circuit de compensation de retard.
FR2690022B1 (fr) Circuit a retard variable.
MX9200209A (es) Composicion aislante.
FI920440A0 (fi) Squid-maetningsanordning foersedd med skyddsorgan.
FI921384A0 (fi) Med kompensationsprincip fungerande magnetkaerna foer en stroemdetektor.
MX9205003A (es) Derivados novedosos de benzopirano.
FI914735A0 (fi) Med ledbommar foersedd arbetsmaskin.
FI922274A0 (fi) Med slaeckningsgas fungerande fler- staellningsvridstaellare.
MX9204370A (es) Derivados de pirazol.
FI921921A0 (fi) Hydrocyklonseparator med turbulens- skydd.
FI922015A0 (fi) Televisionsmottagare foersedd med delvis passerad olineaer luminanssignalprosessor.
FI912080A0 (fi) Lagringslaoda foersedd med en gavelvaeggen slutande genomsynlig klaffskiva.
FI920393A0 (fi) Radio- och landfoerbindelsetelefoner med hands-free-funktion.
MX9205973A (es) Derivados de benzo-isoquinolinas.
DE59204609D1 (de) Ausgleichsanordnung.
FI920834A0 (fi) Med fukos maerkta cytostater.
FI920215A (fi) Isolering med mycket laog stelningspunkt.
FI920262A0 (fi) Jodoforkompositioner med oekad stabilitet.
FI920953A0 (fi) Belaeggningskopp med tvao ingaongar foer fiberbandkabel.
FI922041A0 (fi) Planprodukt med perforerade kantfoerstaerkningsband.
FI910261A0 (fi) Regelbar taetning.
KR930012343U (ko) 클럭 지연 보상회로
KR910019094U (ko) 지연시간 조정회로

Legal Events

Date Code Title Description
ST Notification of lapse

Effective date: 20100331