KR900011265A - 다중화면 발생장치의 메모리 기록용 로우 어드레스 발생회로 - Google Patents

다중화면 발생장치의 메모리 기록용 로우 어드레스 발생회로

Info

Publication number
KR900011265A
KR900011265A KR1019880016270A KR880016270A KR900011265A KR 900011265 A KR900011265 A KR 900011265A KR 1019880016270 A KR1019880016270 A KR 1019880016270A KR 880016270 A KR880016270 A KR 880016270A KR 900011265 A KR900011265 A KR 900011265A
Authority
KR
South Korea
Prior art keywords
generation circuit
address generation
low address
screen generator
memory recording
Prior art date
Application number
KR1019880016270A
Other languages
English (en)
Other versions
KR910007394B1 (ko
Inventor
권 여
Original Assignee
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사 filed Critical 삼성전자 주식회사
Priority to KR1019880016270A priority Critical patent/KR910007394B1/ko
Publication of KR900011265A publication Critical patent/KR900011265A/ko
Application granted granted Critical
Publication of KR910007394B1 publication Critical patent/KR910007394B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/445—Receiver circuitry for the reception of television signals according to analogue transmission standards for displaying additional information
    • H04N5/45—Picture in picture, e.g. displaying simultaneously another television channel in a region of the screen

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Television Signal Processing For Recording (AREA)
KR1019880016270A 1988-12-07 1988-12-07 다중화면 발생장치의 메모리 기록용 로우 어드레스 발생회로 KR910007394B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019880016270A KR910007394B1 (ko) 1988-12-07 1988-12-07 다중화면 발생장치의 메모리 기록용 로우 어드레스 발생회로

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019880016270A KR910007394B1 (ko) 1988-12-07 1988-12-07 다중화면 발생장치의 메모리 기록용 로우 어드레스 발생회로

Publications (2)

Publication Number Publication Date
KR900011265A true KR900011265A (ko) 1990-07-11
KR910007394B1 KR910007394B1 (ko) 1991-09-25

Family

ID=19279939

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019880016270A KR910007394B1 (ko) 1988-12-07 1988-12-07 다중화면 발생장치의 메모리 기록용 로우 어드레스 발생회로

Country Status (1)

Country Link
KR (1) KR910007394B1 (ko)

Also Published As

Publication number Publication date
KR910007394B1 (ko) 1991-09-25

Similar Documents

Publication Publication Date Title
DE68920699D1 (de) Speicherzelle und Leseschaltung.
MX9205671A (es) Generacion de direccion de lectura en rafaga
GB2226644B (en) Memory testing circuit
EP0468480A3 (en) Synchronous burst-access memory and word-line driving circuit therefor
ES536539A0 (es) Perfeccionamientos en los dispositivos para entrada de datos de direccion en un circuito integrado
DE69331940T2 (de) Spaltenadressgeneratorschaltung
NL193295B (nl) Dynamische halfgeleidergeheugeneenheid.
DE69626607D1 (de) Halbleiterspeicheranordnung mit Spannungsgeneratorschaltung
DE68927723D1 (de) Adressgenerator
KR900014989A (ko) 기억부(memoryunit)에 사용되는 부분기입 제어회로.
DE69400402D1 (de) Integrierte Speicherschaltung mit verbesserter Lesezeit
DE69100796T2 (de) Integrierte Speicherschaltung mit Redundanz und verbesserter Adressierung in Testbetriebsart.
DE69126045T2 (de) Speicherschaltung mit verbesserten Leistungsverbindungen
DE68926541T2 (de) Adressenmodifizierungsschaltung
EP0281867A3 (en) Semiconductor memory device with address generator
KR900011265A (ko) 다중화면 발생장치의 메모리 기록용 로우 어드레스 발생회로
DE69127141D1 (de) Speicherzellenschaltung und Betrieb
KR900005462A (ko) 개량된 단일 이벤트 업셋 비율 감소회로를 갖고 있는 메모리 셀
KR930003284U (ko) 어드레스 발생회로
KR930016798U (ko) Jpeg 디코더에서의 어드레스 발생회로
KR940017045U (ko) 화소 기록 어드레스 발생회로
KR900009305U (ko) 멀티화면 기입 어드레스 제어회로
KR910017325U (ko) 테스트 싸이클 라이트 풀 메모리 셀
DE68906058T2 (de) Halbleiter-Speichereinrichtung mit verbesserter Adressenverdrahtungsanordnung.
KR900013271U (ko) 메모리 보호회로

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20020830

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee