KR900014989A - 기억부(memoryunit)에 사용되는 부분기입 제어회로. - Google Patents

기억부(memoryunit)에 사용되는 부분기입 제어회로.

Info

Publication number
KR900014989A
KR900014989A KR1019900003047A KR900003047A KR900014989A KR 900014989 A KR900014989 A KR 900014989A KR 1019900003047 A KR1019900003047 A KR 1019900003047A KR 900003047 A KR900003047 A KR 900003047A KR 900014989 A KR900014989 A KR 900014989A
Authority
KR
South Korea
Prior art keywords
control circuit
memory unit
write control
circuit used
partial write
Prior art date
Application number
KR1019900003047A
Other languages
English (en)
Other versions
KR920005739B1 (ko
Inventor
다까시 이비
Original Assignee
후지쓰 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 후지쓰 가부시끼가이샤 filed Critical 후지쓰 가부시끼가이샤
Publication of KR900014989A publication Critical patent/KR900014989A/ko
Application granted granted Critical
Publication of KR920005739B1 publication Critical patent/KR920005739B1/ko

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/04—Addressing variable-length words or parts of words

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • Memory System (AREA)
  • Static Random-Access Memory (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Complex Calculations (AREA)
KR1019900003047A 1989-03-08 1990-03-08 기억부(memoryunit)에 사용되는 부분기입 제어회로. KR920005739B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP1-55407 1989-03-08
JP01055407A JP3081614B2 (ja) 1989-03-08 1989-03-08 部分書込み制御装置

Publications (2)

Publication Number Publication Date
KR900014989A true KR900014989A (ko) 1990-10-25
KR920005739B1 KR920005739B1 (ko) 1992-07-16

Family

ID=12997694

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900003047A KR920005739B1 (ko) 1989-03-08 1990-03-08 기억부(memoryunit)에 사용되는 부분기입 제어회로.

Country Status (7)

Country Link
US (1) US5206942A (ko)
EP (1) EP0386719B1 (ko)
JP (1) JP3081614B2 (ko)
KR (1) KR920005739B1 (ko)
AU (1) AU619088B2 (ko)
CA (1) CA2011632C (ko)
DE (1) DE69032776T2 (ko)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0454652A (ja) * 1990-06-25 1992-02-21 Nec Corp マイクロコンピュータ
JPH04242433A (ja) * 1991-01-17 1992-08-31 Nec Corp マイクロプロセッサ
US5734927A (en) * 1995-06-08 1998-03-31 Texas Instruments Incorporated System having registers for receiving data, registers for transmitting data, both at a different clock rate, and control circuitry for shifting the different clock rates
US5982676A (en) * 1998-05-26 1999-11-09 Stmicroelectronics, Inc. Low voltage generator for bitlines
US6272609B1 (en) * 1998-07-31 2001-08-07 Micron Electronics, Inc. Pipelined memory controller
US6215708B1 (en) * 1998-09-30 2001-04-10 Integrated Device Technology, Inc. Charge pump for improving memory cell low VCC performance without increasing gate oxide thickness
JP3742250B2 (ja) * 1999-06-04 2006-02-01 富士通株式会社 パケットデータ処理装置及びそれを用いたパケット中継装置
US7577640B1 (en) * 2004-03-31 2009-08-18 Avaya Inc. Highly available, highly scalable multi-source logical database with low latency
US20070150697A1 (en) * 2005-05-10 2007-06-28 Telairity Semiconductor, Inc. Vector processor with multi-pipe vector block matching
US20060259737A1 (en) * 2005-05-10 2006-11-16 Telairity Semiconductor, Inc. Vector processor with special purpose registers and high speed memory access
US8139399B2 (en) 2009-10-13 2012-03-20 Mosys, Inc. Multiple cycle memory write completion
JP2015108972A (ja) * 2013-12-04 2015-06-11 富士通株式会社 演算装置、演算装置の決定方法及びプログラム
CA2938125C (en) 2014-01-31 2018-10-23 Hewlett-Packard Development Company, L.P. Three-dimensional addressing for erasable programmable read only memory

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3883854A (en) * 1973-11-30 1975-05-13 Ibm Interleaved memory control signal and data handling apparatus using pipelining techniques
JPS57105879A (en) * 1980-12-23 1982-07-01 Hitachi Ltd Control system for storage device
US4675808A (en) * 1983-08-08 1987-06-23 American Telephone And Telegraph Company At&T Bell Laboratories Multiplexed-address interface for addressing memories of various sizes
JPS60157646A (ja) * 1984-01-27 1985-08-17 Mitsubishi Electric Corp メモリバンク切換装置
JPH0670773B2 (ja) * 1984-11-01 1994-09-07 富士通株式会社 先行制御方式
US4601018A (en) * 1985-01-29 1986-07-15 Allen Baum Banked memory circuit
JPH0746323B2 (ja) * 1985-08-14 1995-05-17 富士通株式会社 部分書込みアクセスを圧縮する主記憶装置
JPS62194561A (ja) * 1986-02-21 1987-08-27 Toshiba Corp 半導体記憶装置
US4797850A (en) * 1986-05-12 1989-01-10 Advanced Micro Devices, Inc. Dynamic random access memory controller with multiple independent control channels
US4937781A (en) * 1988-05-13 1990-06-26 Dallas Semiconductor Corporation Dual port ram with arbitration status register
US5060145A (en) * 1989-09-06 1991-10-22 Unisys Corporation Memory access system for pipelined data paths to and from storage

Also Published As

Publication number Publication date
JPH02234242A (ja) 1990-09-17
DE69032776T2 (de) 1999-04-22
EP0386719A3 (en) 1992-01-22
EP0386719A2 (en) 1990-09-12
AU619088B2 (en) 1992-01-16
KR920005739B1 (ko) 1992-07-16
CA2011632C (en) 1996-07-09
JP3081614B2 (ja) 2000-08-28
AU5113490A (en) 1990-09-20
EP0386719B1 (en) 1998-11-25
US5206942A (en) 1993-04-27
CA2011632A1 (en) 1990-09-08
DE69032776D1 (de) 1999-01-07

Similar Documents

Publication Publication Date Title
DE69032655D1 (de) Seitenspeicher-Steuerschaltung
DE69019697T2 (de) Reparierbare Speicherschaltung.
NL191164C (nl) Aanstuurschakeling.
HK56695A (en) Memory timing circuit employing models.
DE3852131T2 (de) Speicherkarte.
DE58908005D1 (de) Elektronisches Steuergerät.
FR2609831B1 (fr) Circuit de lecture pour memoire
KR900014989A (ko) 기억부(memoryunit)에 사용되는 부분기입 제어회로.
DE68909462D1 (de) Magnetoresistiver lesewandler.
DE68919402T2 (de) Speicherkarte.
DE68912739D1 (de) Befehlschaltung.
DE68919535T2 (de) Antriebsschaltung mit Kontrollinformationsspeicher.
DE68920118D1 (de) Josephson-Speicherschaltung.
DE68921780T2 (de) In ein Halbleiterspeichergerät eingebaute Redundanzschaltung.
FR2610134B1 (fr) Circuit de lecture pour memoire
DE68918568D1 (de) Integrierte Speicherschaltung.
DE69021273T2 (de) Integrierte Speicherschaltung mit einem Leseverstärker.
DE69400402D1 (de) Integrierte Speicherschaltung mit verbesserter Lesezeit
DE68910179T2 (de) Steuerungseinheit in einer integrierten Datenverarbeitungsschaltung.
DE68920785T2 (de) Logische Schaltung.
DE68927363T2 (de) Datenübertragungssteuerungsschaltung
DE69021775D1 (de) Integrierte Speicherschaltung mit einem Leseverstärker.
DE69019878T2 (de) Datenschreibkontrollkreis mit Wortlängenumwandlungsfunktion.
KR900009305U (ko) 멀티화면 기입 어드레스 제어회로
KR930003283U (ko) 메모리의 데이타 처리회로

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20000707

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee