KR890004464B1 - 반도체 장치 - Google Patents

반도체 장치 Download PDF

Info

Publication number
KR890004464B1
KR890004464B1 KR1019850008215A KR850008215A KR890004464B1 KR 890004464 B1 KR890004464 B1 KR 890004464B1 KR 1019850008215 A KR1019850008215 A KR 1019850008215A KR 850008215 A KR850008215 A KR 850008215A KR 890004464 B1 KR890004464 B1 KR 890004464B1
Authority
KR
South Korea
Prior art keywords
film
semiconductor device
insulating film
silicide
electric
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
KR1019850008215A
Other languages
English (en)
Korean (ko)
Other versions
KR860009497A (ko
Inventor
모도 다쓰 오 오까
즈 마사 히로 시미
Original Assignee
미쓰비시 뎅기 가부시끼가이샤
시기 모리야
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 미쓰비시 뎅기 가부시끼가이샤, 시기 모리야 filed Critical 미쓰비시 뎅기 가부시끼가이샤
Publication of KR860009497A publication Critical patent/KR860009497A/ko
Application granted granted Critical
Publication of KR890004464B1 publication Critical patent/KR890004464B1/ko
Expired legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02321—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer
    • H01L21/02323—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of oxygen
    • H01L21/02326—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of oxygen into a nitride layer, e.g. changing SiN to SiON
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
    • H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
    • H01L21/02186—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing titanium, e.g. TiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76886—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances
    • H01L21/76889—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances by forming silicides of refractory metals
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0223—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/62—Electrodes ohmically coupled to a semiconductor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/661—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation
    • H10D64/662—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation the conductor further comprising additional layers, e.g. multiple silicon layers having different crystal structures
    • H10D64/663—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation the conductor further comprising additional layers, e.g. multiple silicon layers having different crystal structures the additional layers comprising a silicide layer contacting the layer of silicon, e.g. polycide gates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
KR1019850008215A 1985-05-25 1985-11-04 반도체 장치 Expired KR890004464B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP112606 1985-05-25
JP60-112606 1985-05-25
JP60112606A JPS61270870A (ja) 1985-05-25 1985-05-25 半導体装置

Publications (2)

Publication Number Publication Date
KR860009497A KR860009497A (ko) 1986-12-23
KR890004464B1 true KR890004464B1 (ko) 1989-11-04

Family

ID=14590935

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019850008215A Expired KR890004464B1 (ko) 1985-05-25 1985-11-04 반도체 장치

Country Status (3)

Country Link
JP (1) JPS61270870A (enExample)
KR (1) KR890004464B1 (enExample)
DE (1) DE3614793A1 (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63221647A (ja) * 1987-03-10 1988-09-14 Mitsubishi Electric Corp 半導体装置の製造方法
US5034348A (en) * 1990-08-16 1991-07-23 International Business Machines Corp. Process for forming refractory metal silicide layers of different thicknesses in an integrated circuit
JP2940880B2 (ja) * 1990-10-09 1999-08-25 三菱電機株式会社 半導体装置およびその製造方法
US5229325A (en) * 1991-01-31 1993-07-20 Samsung Electronics Co., Ltd. Method for forming metal wirings of semiconductor device
KR930006128B1 (ko) * 1991-01-31 1993-07-07 삼성전자 주식회사 반도체장치의 금속 배선 형성방법
KR20140003315A (ko) * 2011-06-08 2014-01-09 가부시키가이샤 한도오따이 에네루기 켄큐쇼 스퍼터링 타겟, 스퍼터링 타겟의 제조 방법 및 박막의 형성 방법

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4228212A (en) * 1979-06-11 1980-10-14 General Electric Company Composite conductive structures in integrated circuits
US4521952A (en) * 1982-12-02 1985-06-11 International Business Machines Corporation Method of making integrated circuits using metal silicide contacts
US4629635A (en) * 1984-03-16 1986-12-16 Genus, Inc. Process for depositing a low resistivity tungsten silicon composite film on a substrate

Also Published As

Publication number Publication date
KR860009497A (ko) 1986-12-23
DE3614793A1 (de) 1986-11-27
DE3614793C2 (enExample) 1989-01-26
JPS61270870A (ja) 1986-12-01

Similar Documents

Publication Publication Date Title
US6696332B2 (en) Bilayer deposition to avoid unwanted interfacial reactions during high K gate dielectric processing
US5389575A (en) Self-aligned contact diffusion barrier method
US6013569A (en) One step salicide process without bridging
US7682968B2 (en) Self-aligned metal to form contacts to Ge containing substrates and structure formed thereby
JPH02273934A (ja) 半導体素子およびその製造方法
JP2005019943A (ja) ニッケル合金サリサイド工程、それを用いて半導体素子を製造する方法、これにより形成されたニッケル合金シリサイド膜及びそれを用いて製造された半導体素子
US6461951B1 (en) Method of forming a sidewall spacer to prevent gouging of device junctions during interlayer dielectric etching including silicide growth over gate spacers
US5194405A (en) Method of manufacturing a semiconductor device having a silicide layer
US6528402B2 (en) Dual salicidation process
JPH06151736A (ja) 半導体集積回路装置及びその製造方法
KR890004464B1 (ko) 반도체 장치
JPH11261063A (ja) 半導体装置の製造方法
US6524939B2 (en) Dual salicidation process
US4935376A (en) Making silicide gate level runners
US7109116B1 (en) Method for reducing dendrite formation in nickel silicon salicide processes
KR100819685B1 (ko) 반도체소자의 제조방법
GB2177255A (en) VLSI MOSFET circuits using refractory metal and/or refractory metal silicide
EP0407202A2 (en) Manufacturing semiconductor devices
KR100365409B1 (ko) 반도체 소자의 게이트 전극 형성방법
JP2900897B2 (ja) 半導体装置の製造方法
KR940004419B1 (ko) Mos형 반도체장치 및 그 제조방법
JPH01106468A (ja) 半導体装置およびその製造方法
JPH07273321A (ja) 半導体装置およびその製造方法
JPH0758789B2 (ja) 半導体装置の製造方法
KR100209929B1 (ko) 반도체 소자의 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19851104

PA0201 Request for examination
PG1501 Laying open of application
G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

Comment text: Decision on Publication of Application

Patent event code: PG16051S01I

Patent event date: 19890930

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19900125

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19900209

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19900209

End annual number: 3

Start annual number: 1

PR1001 Payment of annual fee

Payment date: 19921102

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 19931026

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 19941031

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 19951101

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 19961029

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 19971021

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 19981020

Start annual number: 10

End annual number: 10

PR1001 Payment of annual fee

Payment date: 19991019

Start annual number: 11

End annual number: 11

PR1001 Payment of annual fee

Payment date: 20001025

Start annual number: 12

End annual number: 12

PR1001 Payment of annual fee

Payment date: 20011024

Start annual number: 13

End annual number: 13

PR1001 Payment of annual fee

Payment date: 20021025

Start annual number: 14

End annual number: 14

PR1001 Payment of annual fee

Payment date: 20031023

Start annual number: 15

End annual number: 15

FPAY Annual fee payment

Payment date: 20041025

Year of fee payment: 16

PR1001 Payment of annual fee

Payment date: 20041025

Start annual number: 16

End annual number: 16

EXPY Expiration of term
PC1801 Expiration of term