KR890004400A - 반도체장치의 제조방법 - Google Patents
반도체장치의 제조방법 Download PDFInfo
- Publication number
- KR890004400A KR890004400A KR1019880010455A KR880010455A KR890004400A KR 890004400 A KR890004400 A KR 890004400A KR 1019880010455 A KR1019880010455 A KR 1019880010455A KR 880010455 A KR880010455 A KR 880010455A KR 890004400 A KR890004400 A KR 890004400A
- Authority
- KR
- South Korea
- Prior art keywords
- semiconductor device
- manufacturing
- substrate
- sputtering
- atmosphere
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 7
- 239000004065 semiconductor Substances 0.000 title claims description 6
- 238000004544 sputter deposition Methods 0.000 claims description 5
- 239000000758 substrate Substances 0.000 claims 5
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims 2
- 238000000034 method Methods 0.000 claims 2
- 238000000151 deposition Methods 0.000 claims 1
- 239000007772 electrode material Substances 0.000 claims 1
- 239000011261 inert gas Substances 0.000 claims 1
- 238000002844 melting Methods 0.000 claims 1
- 230000008018 melting Effects 0.000 claims 1
- 239000002184 metal Substances 0.000 claims 1
- 238000000992 sputter etching Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66848—Unipolar field-effect transistors with a Schottky gate, i.e. MESFET
- H01L29/66856—Unipolar field-effect transistors with a Schottky gate, i.e. MESFET with an active layer made of a group 13/15 material
- H01L29/66863—Lateral single gate transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/2633—Bombardment with radiation with high-energy radiation for etching, e.g. sputteretching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28575—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising AIIIBV compounds
- H01L21/28581—Deposition of Schottky electrodes
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- High Energy & Nuclear Physics (AREA)
- Toxicology (AREA)
- Health & Medical Sciences (AREA)
- Ceramic Engineering (AREA)
- Electrodes Of Semiconductors (AREA)
- Junction Field-Effect Transistors (AREA)
Abstract
요약 없음
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제 1 도는 본 발명의 반도체장치의 제조방법에 사용되는 스핏터링 장치의 일예를 간략적으로 표시한 구성도. 제 2 도(a) 내지(e)는 본 발명의 제조방법의 일실시예에 있어서의 제조공정을 표시한 단면도.
Claims (4)
- 스핏터링장치의 스핏터 처리용기 내에서 GaAs기판의 표면을 스핏터 잇칭을 한 다음, 상기 기판을 대기에 바램이 없이, 동일처리 용기내에서 상기 기판표면위에 숏트키 전극재료를 스핏터 퇴적함으로서, 숏트키 전극을 가진 반도체 장치를 제조하는 것을 특징으로 하는 반도체 장치의 제조방법.
- 상기 스핏터잇칭 전에 GaAs기판을 화학세정하여 두는 것을 특징으로 하는 제 1 항 기재의 반도체장치의 제조방법.
- 상기 스핏터잇칭 및 스핏터 퇴적은 각각 불활성 가스 분위기 중에서, 각 대응하여 상기 기판 및 고융 점금속을 타아겟트로 하여 실시하는 것을 특징으로 하는 제 1 항 기재의 반도체장치의 제조방법.
- 상기 스핏터잇칭은 Ar의 분위기 중에서 실시하고, 스핏터 잇칭은 Ar+N2의 분위기 중에서 WSi를 타아겟트로 하여 실시하는 것을 특징으로 하는 제 1 항 내지 제 3 항중 어느 일항 기재의 반도체장치의 제조방법.※ 참고사항 : 최초출원내용에 의하여 공개하는 것임.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62-207540 | 1987-08-21 | ||
JP62207540A JPS6450527A (en) | 1987-08-21 | 1987-08-21 | Manufacture of semiconductor device |
JP?62-207540 | 1987-08-21 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR890004400A true KR890004400A (ko) | 1989-04-21 |
KR910009315B1 KR910009315B1 (ko) | 1991-11-09 |
Family
ID=16541419
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019880010455A KR910009315B1 (ko) | 1987-08-21 | 1988-08-17 | 반도체 장치의 제조방법 |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP0304073A3 (ko) |
JP (1) | JPS6450527A (ko) |
KR (1) | KR910009315B1 (ko) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5106771A (en) * | 1991-06-05 | 1992-04-21 | At&T Bell Laboratories | GaAs MESFETs with enhanced Schottky barrier |
JP2741745B2 (ja) * | 1995-03-24 | 1998-04-22 | 工業技術院長 | 半導体電極形成方法および装置 |
CN102914678B (zh) * | 2011-09-26 | 2013-06-05 | 北京航天时代光电科技有限公司 | 罐体式三相光学电压互感器 |
DE102015101966B4 (de) * | 2015-02-11 | 2021-07-08 | Infineon Technologies Austria Ag | Verfahren zum Herstellen eines Halbleiterbauelements mit Schottkykontakt und Halbleiterbauelement |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56164527A (en) * | 1980-05-22 | 1981-12-17 | Toshiba Corp | Manufacture of semiconductor device |
JPS5749229A (en) * | 1980-09-09 | 1982-03-23 | Toshiba Corp | Manufacture of gaas device |
JPS60173872A (ja) * | 1984-02-10 | 1985-09-07 | Nippon Telegr & Teleph Corp <Ntt> | 半導体装置及びその製造方法 |
US4585517A (en) * | 1985-01-31 | 1986-04-29 | Motorola, Inc. | Reactive sputter cleaning of semiconductor wafer |
-
1987
- 1987-08-21 JP JP62207540A patent/JPS6450527A/ja active Pending
-
1988
- 1988-08-17 KR KR1019880010455A patent/KR910009315B1/ko not_active IP Right Cessation
- 1988-08-19 EP EP19880113499 patent/EP0304073A3/en not_active Ceased
Also Published As
Publication number | Publication date |
---|---|
EP0304073A3 (en) | 1991-01-30 |
EP0304073A2 (en) | 1989-02-22 |
JPS6450527A (en) | 1989-02-27 |
KR910009315B1 (ko) | 1991-11-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR920018894A (ko) | 화합물 반도체 웨이퍼의 다이싱방법 | |
KR830006816A (ko) | P-형 반도체 합금 제조방법 | |
KR920008849A (ko) | 반도체 장치 제조방법 | |
JPS6486574A (en) | Superconducting device | |
KR890004409A (ko) | 반도체 소자 화학적 엣칭 방법 | |
US3429029A (en) | Semiconductor device | |
KR970067597A (ko) | TiN 인터페이스의 플라즈마 처리에 의한 A1-Cu/TiN의 판 저항의 안정화 방법 | |
KR890004400A (ko) | 반도체장치의 제조방법 | |
KR930001313A (ko) | 알루미늄·게르마늄합금막의 게르마늄의 제거방법 | |
KR930023107A (ko) | 자체 정렬 적용에 적합한 금-주석 땜납 | |
EP0342063A3 (en) | Process for preparing an electroluminescent film | |
KR910001961A (ko) | Tab용 필름테이프 캐리어 | |
ATE143175T1 (de) | Dünnschicht-halbleiterbauelement | |
JPS6292323A (ja) | ドライエツチング方法 | |
KR920013788A (ko) | 단일의 폴리(poly) 바이폴라 공정중에 쇼트키 장벽 다이오드를 제조하는 개선된 방법 | |
GB2161650B (en) | Process for providing electrical connections to and packaging of planar semiconductor devices and integrated circuits, and products so obtained | |
JPS5321570A (en) | Bonding method of semiconductor substrates | |
KR920003408A (ko) | 반도체 기판의 제조 방법 | |
JPS5294773A (en) | Semiconductor element and its manufacture | |
JPS51129173A (en) | Semi conductor with high voltage proof schottky electrode and it's man uacturing method. | |
KR910015005A (ko) | 반도체 디바이스 제조 방법 | |
KR910008792A (ko) | 양면가공반도체소자의 제조방법 | |
KR910013463A (ko) | 반도체 소자의 개구형성방법 | |
KR960006263A (ko) | 표면파 소자의 제조방법 | |
KR910013526A (ko) | 배선용 콘택홀 형성방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20071029 Year of fee payment: 17 |
|
EXPY | Expiration of term |