KR860002875A - 반주문형 시스템 lsi - Google Patents

반주문형 시스템 lsi Download PDF

Info

Publication number
KR860002875A
KR860002875A KR1019850006831A KR850006831A KR860002875A KR 860002875 A KR860002875 A KR 860002875A KR 1019850006831 A KR1019850006831 A KR 1019850006831A KR 850006831 A KR850006831 A KR 850006831A KR 860002875 A KR860002875 A KR 860002875A
Authority
KR
South Korea
Prior art keywords
gate array
lsi logic
standard
mask rom
standard lsi
Prior art date
Application number
KR1019850006831A
Other languages
English (en)
Other versions
KR900000563B1 (ko
Inventor
가즈유끼 사또
Original Assignee
사바 쇼오이찌
가부시끼가이샤 도오시바
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 사바 쇼오이찌, 가부시끼가이샤 도오시바 filed Critical 사바 쇼오이찌
Publication of KR860002875A publication Critical patent/KR860002875A/ko
Application granted granted Critical
Publication of KR900000563B1 publication Critical patent/KR900000563B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Theoretical Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • General Engineering & Computer Science (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Microcomputers (AREA)

Abstract

내용 없음

Description

반주문형 시스템 LSI
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 1실시예에 관한 회로구성을 나타낸 블록도.
제2도는 제1도의 실시예에 관한 배치구성을 나타낸 평면도.
제3도는 종래의 회로구성을 나타낸 블록도이다.
* 도면의 주요부분에 대한 부호의 설명
1 : 클록발생회로 2 : 버스제어회로
3 : DMA 제어회로 4 : 타이머회로
5 : 인터럽트제어회로 6 : CRT제어회로
7 : 쌍방향 인터페이스회로 8 : 플롭피디스크 제어회로
9 : 어드레스 랫치회로 10 : 어드레스 버퍼
11 : 데어터버스 구동회로/수신회로
12 : DAE버스/CPU버스 타이밍 제어부
13 : 주변 LSI·메모리칩선택로직회로
14 : DMA인터페이스부 15 : FDC인터페이스부
16 : 패리티발생검사회로 17 : 키이보우드·스피커인터페이스회로
18 : 마스크롬 30∼60 : 각기능회로
1`∼8`: 표준 LSI로직부 ` : 마스크롬
A∼D : 게이트어레이(게이트어레이블록)
E : 패드영역

Claims (1)

  1. 소정의 필요한 시스템을 구성시킬 수 있도록 된 여러종류의 독립된 LSI에 대응하도록 배선되어져 있는 여러종류의 마크로 셀(Macro cell)로 구성되어진 모놀리딕-반주문형 시스템 LSI에 있어서, 기히 완성되어진 논리구성 및 배선패턴을 갖는 여러종류의 표준 LSI로직부(1`∼8`)와, 이들 표준 LSI로직부와 동일한 공정조건에 적응하는 설계기준을 갖고서 상기 표준 LSI로직부의 주변회로를 구성하기 위한 적어도 1블록의 게이트 어레이(A∼C)와 상기 표준 LSI로직부(1`∼8`) 및 게이트 어레이(A∼C)와 동일한 공정조건에 적응하는 설계기준을 갖고서 상기 표준 LSI로직부 및 게이트 어레이를 대상으로 그 임의의 기능회로를 동작시키는 명령어나 데이터를 기입할 수 있게된 마스크롬(9`), 상기 각 표준 LSI로직부(1`∼8`)의 각 단자와 마스크롬(9`)의 단자 및 게이트 어레이(A∼C)의 각 단자 상호간의 임의로 접속시키기 위한 배선영역을 구비하고 있는 마스크패턴부, 상기 각 표준 LSI로직부(1`∼8`)와 마스크롬(9`) 및 게이트어레이를 에워싸도록 설치된 외부접속 인터페이스를 위한 입출력 버퍼용 게이트 어레이(D), 상기 입출력버퍼용 게이트 어레이(D)를 에워싸도록 설치된 리이드단자 접속용 본딩 패드부(E)등을 구비하고서, 상기 각 구성요소를 마스터로하여 공통된 하드웨어를 구성시키고서 상기 각 구성요소사이가 적어도 1층의 패턴배선에 의해 상호접속될 뿐만아니라 상기 마스크롬(9`)이 접촉 이온주입에 의해 프로그램시킬 수 있도록 된 것을 특징으로 하는 반주형 시스템 LSI.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019850006831A 1984-09-29 1985-09-18 반주문형 시스템 lsi KR900000563B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP59204455A JPH06101549B2 (ja) 1984-09-29 1984-09-29 モノリシックセミカスタムシステムｌｓｉの製造方法
JP59-204455 1984-09-29

Publications (2)

Publication Number Publication Date
KR860002875A true KR860002875A (ko) 1986-04-30
KR900000563B1 KR900000563B1 (ko) 1990-01-31

Family

ID=16490814

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019850006831A KR900000563B1 (ko) 1984-09-29 1985-09-18 반주문형 시스템 lsi

Country Status (2)

Country Link
JP (1) JPH06101549B2 (ko)
KR (1) KR900000563B1 (ko)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57100758A (en) * 1980-12-16 1982-06-23 Nec Corp Semiconductor device

Also Published As

Publication number Publication date
JPH06101549B2 (ja) 1994-12-12
KR900000563B1 (ko) 1990-01-31
JPS6182443A (ja) 1986-04-26

Similar Documents

Publication Publication Date Title
US4631686A (en) Semiconductor integrated circuit device
US4144561A (en) Chip topography for MOS integrated circuitry microprocessor chip
KR900000177B1 (ko) 모놀로딕 세미-커미텀 lsi
JPH0247862B2 (ko)
KR860002875A (ko) 반주문형 시스템 lsi
JPS63244393A (ja) 並列入出力回路を有する記憶装置
JPS63108741A (ja) 半導体集積回路装置
KR900008795B1 (ko) 반주문형 시스템 lsi
KR900008796B1 (ko) 반주문형 시스템 lsi
US4800487A (en) Topography of integrated circuit including a microprocessor
JP2000216342A (ja) 集積回路チップおよびその未使用パッドの処理方法
JP2562406B2 (ja) 半導体装置
JP2757445B2 (ja) 半導体装置
JPS61190958A (ja) 半導体集積回路
JPH0514428B2 (ko)
JP2662826B2 (ja) 半導体集積回路装置
JPH08272766A (ja) 半導体装置
JPH07168803A (ja) 半導体装置
JPH08278955A (ja) 半導体装置
JPH02306650A (ja) 半導体装置
JPH058576B2 (ko)
JPH073836B2 (ja) 半導体集積回路
JPS59167036A (ja) 半導体集積回路
JPH07168802A (ja) 半導体装置
JPS62107362A (ja) システム構成用ｌｓｉ

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19991223

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee