KR20240159879A - 다결정질 반도체의 에칭 - Google Patents

다결정질 반도체의 에칭 Download PDF

Info

Publication number
KR20240159879A
KR20240159879A KR1020247026466A KR20247026466A KR20240159879A KR 20240159879 A KR20240159879 A KR 20240159879A KR 1020247026466 A KR1020247026466 A KR 1020247026466A KR 20247026466 A KR20247026466 A KR 20247026466A KR 20240159879 A KR20240159879 A KR 20240159879A
Authority
KR
South Korea
Prior art keywords
plasma
substrate
layer
recess
exposing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
KR1020247026466A
Other languages
English (en)
Korean (ko)
Inventor
윤 한
알록 란잔
도모유키 오이시
슈헤이 오가와
켄 고바야시
피터 비올시
Original Assignee
도쿄엘렉트론가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 도쿄엘렉트론가부시키가이샤 filed Critical 도쿄엘렉트론가부시키가이샤
Publication of KR20240159879A publication Critical patent/KR20240159879A/ko
Pending legal-status Critical Current

Links

Classifications

    • H01L21/32137
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00Etching of wafers, substrates or parts of devices
    • H10P50/20Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/26Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials
    • H10P50/264Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means
    • H10P50/266Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only
    • H10P50/267Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only using plasmas
    • H10P50/268Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only using plasmas of silicon-containing layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00Etching of wafers, substrates or parts of devices
    • H10P50/20Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/24Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials
    • H10P50/242Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials of Group IV materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32431Constructional details of the reactor
    • H01J37/32798Further details of plasma apparatus not provided for in groups H01J37/3244 - H01J37/32788; special provisions for cleaning or maintenance of the apparatus
    • H01J37/32899Multiple chambers, e.g. cluster tools
    • H01L21/32139
    • H01L21/823431
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0158Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including FinFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/02Manufacture or treatment characterised by using material-based technologies
    • H10D84/03Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00Etching of wafers, substrates or parts of devices
    • H10P50/71Etching of wafers, substrates or parts of devices using masks for conductive or resistive materials

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Plasma & Fusion (AREA)
  • Chemical & Material Sciences (AREA)
  • Analytical Chemistry (AREA)
  • Drying Of Semiconductors (AREA)
KR1020247026466A 2022-03-09 2023-03-07 다결정질 반도체의 에칭 Pending KR20240159879A (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US17/690,715 2022-03-09
US17/690,715 US12300500B2 (en) 2022-03-09 2022-03-09 Etching of polycrystalline semiconductors
PCT/US2023/014748 WO2023172584A1 (en) 2022-03-09 2023-03-07 Etching of polycrystalline semiconductors

Publications (1)

Publication Number Publication Date
KR20240159879A true KR20240159879A (ko) 2024-11-07

Family

ID=87935870

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020247026466A Pending KR20240159879A (ko) 2022-03-09 2023-03-07 다결정질 반도체의 에칭

Country Status (5)

Country Link
US (1) US12300500B2 (enExample)
JP (1) JP2025507015A (enExample)
KR (1) KR20240159879A (enExample)
TW (1) TW202349493A (enExample)
WO (1) WO2023172584A1 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12288812B2 (en) * 2022-06-02 2025-04-29 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor devices and methods of fabrication thereof
US12424442B2 (en) * 2022-12-28 2025-09-23 Tokyo Electron Limited Methods for forming semiconductor devices using modified photomask layer

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100618850B1 (ko) 2004-07-22 2006-09-01 삼성전자주식회사 반도체 소자 제조용 마스크 패턴 및 그 형성 방법과 미세패턴을 가지는 반도체 소자의 제조 방법
US20080286978A1 (en) * 2007-05-17 2008-11-20 Rong Chen Etching and passivating for high aspect ratio features
US8916477B2 (en) 2012-07-02 2014-12-23 Novellus Systems, Inc. Polysilicon etch with high selectivity
US9318343B2 (en) 2014-06-11 2016-04-19 Tokyo Electron Limited Method to improve etch selectivity during silicon nitride spacer etch
US9679780B1 (en) 2016-09-28 2017-06-13 International Business Machines Corporation Polysilicon residue removal in nanosheet MOSFETs
US10896816B2 (en) 2017-09-26 2021-01-19 International Business Machines Corporation Silicon residue removal in nanosheet transistors
US10658491B2 (en) 2018-06-15 2020-05-19 Taiwan Semiconductor Manufacturing Company, Ltd. Controlling profiles of replacement gates
JP7071884B2 (ja) * 2018-06-15 2022-05-19 東京エレクトロン株式会社 エッチング方法及びプラズマ処理装置
US11120997B2 (en) * 2018-08-31 2021-09-14 Taiwan Semiconductor Manufacturing Co., Ltd. Surface treatment for etch tuning
US11935758B2 (en) 2019-04-29 2024-03-19 Lam Research Corporation Atomic layer etching for subtractive metal etch
US11355350B2 (en) 2019-12-20 2022-06-07 Tokyo Electron Limited Etching method, substrate processing apparatus, and substrate processing system
US11302581B2 (en) 2020-05-05 2022-04-12 Taiwan Semiconductor Manufacturing Company, Ltd. Gate profile control through sidewall protection during etching

Also Published As

Publication number Publication date
TW202349493A (zh) 2023-12-16
US20230317462A1 (en) 2023-10-05
US12300500B2 (en) 2025-05-13
JP2025507015A (ja) 2025-03-13
WO2023172584A1 (en) 2023-09-14

Similar Documents

Publication Publication Date Title
US11923359B2 (en) Method for forming fin field effect transistor (FinFET) device structure
US10825690B2 (en) Semiconductor structures
CN110648919B (zh) 带有凹口的栅极结构制造
TWI697039B (zh) 半導體裝置及其形成方法
US9653571B2 (en) Freestanding spacer having sub-lithographic lateral dimension and method of forming same
KR100679375B1 (ko) 마스킹 방법
TWI713089B (zh) 積體電路結構的形成方法
US10170367B2 (en) Semiconductor device and method
TWI721392B (zh) 半導體裝置及其形成方法
US10529828B2 (en) Method of forming vertical transistor having dual bottom spacers
US10541128B2 (en) Method for making VFET devices with ILD protection
KR20120081253A (ko) 타이트한 피치의 콘택트들을 포함하는 반도체 구조체 및 그의 형성 방법
JP7812048B2 (ja) 炭素含有材料の周期的プラズマエッチング
TWI725557B (zh) 半導體裝置的製造方法
CN111696859A (zh) 使用等离子体刻蚀进行超窄沟道图案化
TW202215494A (zh) 半導體結構的製造方法
US10276449B1 (en) Method for forming fin field effect transistor (FinFET) device structure
CN106935484B (zh) 半导体装置的制造方法
KR20240159879A (ko) 다결정질 반도체의 에칭
CN114078693A (zh) 半导体结构及其形成方法
US12322597B2 (en) Pitch scaling in microfabrication
US10755918B2 (en) Spacer with laminate liner
CN119275098A (zh) 半导体结构的形成方法
CN113964200A (zh) 半导体结构及半导体结构的形成方法

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

P22-X000 Classification modified

St.27 status event code: A-2-2-P10-P22-nap-X000

P11 Amendment of application requested

Free format text: ST27 STATUS EVENT CODE: A-2-2-P10-P11-NAP-X000 (AS PROVIDED BY THE NATIONAL OFFICE)

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P22-X000 Classification modified

St.27 status event code: A-2-2-P10-P22-nap-X000