KR20240157662A - 선택적 금속 증착을 위한 선택적 억제 - Google Patents

선택적 금속 증착을 위한 선택적 억제 Download PDF

Info

Publication number
KR20240157662A
KR20240157662A KR1020247028048A KR20247028048A KR20240157662A KR 20240157662 A KR20240157662 A KR 20240157662A KR 1020247028048 A KR1020247028048 A KR 1020247028048A KR 20247028048 A KR20247028048 A KR 20247028048A KR 20240157662 A KR20240157662 A KR 20240157662A
Authority
KR
South Korea
Prior art keywords
metal
substrate
smi
lmi
recess
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
KR1020247028048A
Other languages
English (en)
Korean (ko)
Inventor
카이-훙 유
로버트 클라크
료타 요네자와
히로아키 니이미
히데나오 스즈키
칸다바라 타필리
다카히로 미야하라
코리 와즈다
Original Assignee
도쿄엘렉트론가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 도쿄엘렉트론가부시키가이샤 filed Critical 도쿄엘렉트론가부시키가이샤
Publication of KR20240157662A publication Critical patent/KR20240157662A/ko
Pending legal-status Critical Current

Links

Classifications

    • H01L21/76879
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P70/00Cleaning of wafers, substrates or parts of devices
    • H10P70/20Cleaning during device manufacture
    • H10P70/27Cleaning during device manufacture during, before or after processing of conductive materials, e.g. polysilicon or amorphous silicon layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/63Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
    • H10P14/6326Deposition processes
    • H10P14/6328Deposition from the gas or vapour phase
    • H10P14/6334Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H10P14/6339Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition deposition by cyclic CVD, e.g. ALD, ALE or pulsed CVD
    • H01L21/02068
    • H01L21/28562
    • H01L23/53242
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/40Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
    • H10P14/42Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials using a gas or vapour
    • H10P14/43Chemical deposition, e.g. chemical vapour deposition [CVD]
    • H10P14/432Chemical deposition, e.g. chemical vapour deposition [CVD] using selective deposition
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00Interconnections in chips, wafers or substrates
    • H10W20/01Manufacture or treatment
    • H10W20/031Manufacture or treatment of conductive parts of the interconnections
    • H10W20/056Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
    • H10W20/057Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches by selectively depositing, e.g. by using selective CVD or plating
    • H01L2221/1063
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/40Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
    • H10P14/42Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials using a gas or vapour
    • H10P14/43Chemical deposition, e.g. chemical vapour deposition [CVD]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00Interconnections in chips, wafers or substrates
    • H10W20/01Manufacture or treatment
    • H10W20/071Manufacture or treatment of dielectric parts thereof
    • H10W20/074Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H10W20/076Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches
    • H10W20/0765Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches the thin functional dielectric layers being temporary, e.g. sacrificial layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00Interconnections in chips, wafers or substrates
    • H10W20/40Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/44Conductive materials thereof
    • H10W20/4403Conductive materials thereof based on metals, e.g. alloys, metal silicides
    • H10W20/4432Conductive materials thereof based on metals, e.g. alloys, metal silicides the principal metal being a noble metal, e.g. gold

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Chemical Vapour Deposition (AREA)
  • Electrodes Of Semiconductors (AREA)
KR1020247028048A 2022-02-28 2023-02-27 선택적 금속 증착을 위한 선택적 억제 Pending KR20240157662A (ko)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US202263315062P 2022-02-28 2022-02-28
US63/315,062 2022-02-28
US18/156,142 2023-01-18
US18/156,142 US12588435B2 (en) 2022-02-28 2023-01-18 Selective inhibition for selective metal deposition
PCT/US2023/063327 WO2023164685A1 (en) 2022-02-28 2023-02-27 Selective inhibition for selective metal deposition

Publications (1)

Publication Number Publication Date
KR20240157662A true KR20240157662A (ko) 2024-11-01

Family

ID=87761179

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020247028048A Pending KR20240157662A (ko) 2022-02-28 2023-02-27 선택적 금속 증착을 위한 선택적 억제

Country Status (5)

Country Link
US (1) US12588435B2 (https=)
JP (1) JP2025512235A (https=)
KR (1) KR20240157662A (https=)
TW (1) TW202348825A (https=)
WO (1) WO2023164685A1 (https=)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20240431025A1 (en) * 2023-06-26 2024-12-26 International Business Machines Corporation Corrosion resistant single damascene interconnects
WO2025217071A1 (en) * 2024-04-08 2025-10-16 Lam Research Corporation Isonitrile inhibitors in ald

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8242019B2 (en) 2009-03-31 2012-08-14 Tokyo Electron Limited Selective deposition of metal-containing cap layers for semiconductor devices
SG11202009105YA (en) 2018-03-20 2020-10-29 Tokyo Electron Ltd Self-aware and correcting heterogenous platform incorporating integrated semiconductor processing modules and method for using same
KR102800886B1 (ko) 2018-08-23 2025-04-29 에이에스엠 아이피 홀딩 비.브이. 기판 처리 장치 및 방법
JP2020056104A (ja) 2018-10-02 2020-04-09 エーエスエム アイピー ホールディング ビー.ブイ. 選択的パッシベーションおよび選択的堆積
CN112805818B (zh) * 2018-10-10 2024-10-18 东京毅力科创株式会社 用低电阻率金属填充半导体器件中的凹陷特征的方法
US11282745B2 (en) 2019-04-28 2022-03-22 Applied Materials, Inc. Methods for filling features with ruthenium
US20200347493A1 (en) 2019-05-05 2020-11-05 Applied Materials, Inc. Reverse Selective Deposition
US11286556B2 (en) 2020-04-14 2022-03-29 Applied Materials, Inc. Selective deposition of titanium films
WO2021262527A1 (en) 2020-06-23 2021-12-30 Lam Research Corporation Selective deposition using graphene as an inhibitor
US11094543B1 (en) 2020-12-04 2021-08-17 Tokyo Electron Limited Defect correction on metal resists

Also Published As

Publication number Publication date
TW202348825A (zh) 2023-12-16
US12588435B2 (en) 2026-03-24
US20230274932A1 (en) 2023-08-31
WO2023164685A1 (en) 2023-08-31
JP2025512235A (ja) 2025-04-17

Similar Documents

Publication Publication Date Title
US8178439B2 (en) Surface cleaning and selective deposition of metal-containing cap layers for semiconductor devices
US8173538B2 (en) Method of selectively forming a conductive barrier layer by ALD
US6974768B1 (en) Methods of providing an adhesion layer for adhesion of barrier and/or seed layers to dielectric films
US8242019B2 (en) Selective deposition of metal-containing cap layers for semiconductor devices
US7498242B2 (en) Plasma pre-treating surfaces for atomic layer deposition
TWI645511B (zh) 用於銅阻障層應用之摻雜的氮化鉭
KR102740084B1 (ko) 상호접속부를 위한 선택적 상향식 금속 피처 충전
TWI827553B (zh) 用於內連線的釕金屬特徵部填補
KR20230026514A (ko) 루테늄 라이너로 구리 전자 이동을 개선하기 위한 도핑된 선택적 금속 캡
US7709376B2 (en) Method for fabricating semiconductor device and semiconductor device
US12588435B2 (en) Selective inhibition for selective metal deposition
CN102388449A (zh) 在半导体装置的金属化系统中提供超电迁移效能且减少敏感低k介电的劣化
JP2009509322A (ja) 半導体装置用構造およびその製造方法
US20050266679A1 (en) Barrier structure for semiconductor devices
JP2005129937A (ja) 低k集積回路相互接続構造
US20240213093A1 (en) Catalyst-enhanced chemical vapor deposition
US20250376762A1 (en) Cyclic plasma and thermal process to improve pecvd ti silicide deposition selectivity
CN111029298A (zh) 一种铜互连层的制造方法
KR100891524B1 (ko) 반도체 소자의 제조방법
Jiang et al. Recent patents on Cu/low-k dielectrics interconnects in integrated circuits
JP2006147895A (ja) 半導体装置の製造方法

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

P11 Amendment of application requested

Free format text: ST27 STATUS EVENT CODE: A-2-2-P10-P11-NAP-X000 (AS PROVIDED BY THE NATIONAL OFFICE)

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P22-X000 Classification modified

St.27 status event code: A-2-2-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-2-2-P10-P22-nap-X000