KR20160145572A - 낮은 프로파일 기판을 위한 패턴 사이의 패턴 - Google Patents

낮은 프로파일 기판을 위한 패턴 사이의 패턴 Download PDF

Info

Publication number
KR20160145572A
KR20160145572A KR1020167028148A KR20167028148A KR20160145572A KR 20160145572 A KR20160145572 A KR 20160145572A KR 1020167028148 A KR1020167028148 A KR 1020167028148A KR 20167028148 A KR20167028148 A KR 20167028148A KR 20160145572 A KR20160145572 A KR 20160145572A
Authority
KR
South Korea
Prior art keywords
patterned metal
metal layer
layer
substrate
dielectric layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
KR1020167028148A
Other languages
English (en)
Korean (ko)
Inventor
홍복 위
친관 김
동욱 김
재식 이
규평 황
영규 송
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Publication of KR20160145572A publication Critical patent/KR20160145572A/ko
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • H01L21/76838—
    • H01L21/3213—
    • H01L21/4857—
    • H01L21/76802—
    • H01L21/76879—
    • H01L21/76885—
    • H01L23/49822—
    • H01L23/5283—
    • H01L23/5329—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/056—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
    • H10W20/057—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches by selectively depositing, e.g. by using selective CVD or plating
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/063—Manufacture or treatment of conductive parts of the interconnections by forming conductive members before forming protective insulating material
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/081—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/081—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts
    • H10W20/089—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts using processes for implementing desired shapes or dispositions of the openings, e.g. double patterning
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/435—Cross-sectional shapes or dispositions of interconnections
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/45—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their insulating parts
    • H10W20/48—Insulating materials thereof
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
    • H01L2224/131—
    • H01L2224/13147—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/251—Materials
    • H10W72/252—Materials comprising solid metals or solid metalloids, e.g. PbSn, Ag or Cu
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Structure Of Printed Boards (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Physics & Mathematics (AREA)
  • Geometry (AREA)
KR1020167028148A 2014-04-15 2015-04-10 낮은 프로파일 기판을 위한 패턴 사이의 패턴 Withdrawn KR20160145572A (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/253,798 2014-04-15
US14/253,798 US9269610B2 (en) 2014-04-15 2014-04-15 Pattern between pattern for low profile substrate
PCT/US2015/025435 WO2015160671A1 (en) 2014-04-15 2015-04-10 Pattern between pattern for low profile substrate

Publications (1)

Publication Number Publication Date
KR20160145572A true KR20160145572A (ko) 2016-12-20

Family

ID=53005702

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020167028148A Withdrawn KR20160145572A (ko) 2014-04-15 2015-04-10 낮은 프로파일 기판을 위한 패턴 사이의 패턴

Country Status (7)

Country Link
US (1) US9269610B2 (https=)
EP (1) EP3132469B1 (https=)
JP (1) JP2017517142A (https=)
KR (1) KR20160145572A (https=)
CN (1) CN106575623A (https=)
BR (1) BR112016023947A2 (https=)
WO (1) WO2015160671A1 (https=)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109346821A (zh) * 2018-09-19 2019-02-15 中国科学院上海微系统与信息技术研究所 圆片级硅基集成小型化分形天线及其制备方法
US12044965B2 (en) * 2020-02-12 2024-07-23 Hutchinson Technology Incorporated Method for forming components without adding tabs during etching
US20220093505A1 (en) * 2020-09-24 2022-03-24 Intel Corporation Via connections for staggered interconnect lines
US12500162B2 (en) * 2021-12-22 2025-12-16 Intel Corporation Staggered vertically spaced integrated circuit line metallization with differential vias and metal-selective deposition
US20230395506A1 (en) * 2022-06-06 2023-12-07 Intel Corporation Self-aligned staggered integrated circuit interconnect features

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2073951B (en) * 1980-04-11 1984-10-03 Hitachi Ltd Multilayer interconnections for an integrated circuit
JPH0750710B2 (ja) 1990-06-06 1995-05-31 富士ゼロックス株式会社 多層配線構造
KR920017227A (ko) 1991-02-05 1992-09-26 김광호 반도체장치의 층간콘택 구조 및 그 제조방법
US6414367B1 (en) 1999-10-28 2002-07-02 National Semiconductor Corporation Interconnect exhibiting reduced parasitic capacitance variation
JP2002299555A (ja) 2001-03-30 2002-10-11 Seiko Epson Corp 集積回路およびその製造方法
KR100808557B1 (ko) 2002-05-16 2008-02-29 매그나칩 반도체 유한회사 엠아이엠 캐패시터 형성방법
JP2005236018A (ja) * 2004-02-19 2005-09-02 Alps Electric Co Ltd 微細配線構造および微細配線構造の製造方法
JP4559757B2 (ja) 2004-03-18 2010-10-13 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
JP4769022B2 (ja) * 2005-06-07 2011-09-07 京セラＳｌｃテクノロジー株式会社 配線基板およびその製造方法
JP2007194476A (ja) 2006-01-20 2007-08-02 Shinko Electric Ind Co Ltd 多層配線基板の製造方法
US20110215465A1 (en) * 2010-03-03 2011-09-08 Xilinx, Inc. Multi-chip integrated circuit
US8377792B2 (en) * 2010-04-07 2013-02-19 National Semiconductor Corporation Method of forming high capacitance semiconductor capacitors with a single lithography step
WO2012005524A2 (en) * 2010-07-08 2012-01-12 Lg Innotek Co., Ltd. The printed circuit board and the method for manufacturing the same
JP2012094662A (ja) 2010-10-26 2012-05-17 Ngk Spark Plug Co Ltd 多層配線基板の製造方法
US8722505B2 (en) * 2010-11-02 2014-05-13 National Semiconductor Corporation Semiconductor capacitor with large area plates and a small footprint that is formed with shadow masks and only two lithography steps
US8551856B2 (en) * 2011-09-22 2013-10-08 Northrop Grumman Systems Corporation Embedded capacitor and method of fabricating the same
US9012966B2 (en) * 2012-11-21 2015-04-21 Qualcomm Incorporated Capacitor using middle of line (MOL) conductive layers

Also Published As

Publication number Publication date
EP3132469A1 (en) 2017-02-22
WO2015160671A9 (en) 2016-06-09
EP3132469B1 (en) 2019-01-09
US9269610B2 (en) 2016-02-23
BR112016023947A2 (pt) 2017-08-15
US20150294933A1 (en) 2015-10-15
CN106575623A (zh) 2017-04-19
JP2017517142A (ja) 2017-06-22
WO2015160671A1 (en) 2015-10-22

Similar Documents

Publication Publication Date Title
EP3391410B9 (en) Semiconductor package having a variable redistribution layer thickness
US10916499B2 (en) Vias and gaps in semiconductor interconnects
US9565774B2 (en) Embedded trace substrate and method of forming the same
KR102643331B1 (ko) 임베디드 패키지 구조 및 그 제조 방법
US11694951B2 (en) Zero-misalignment two-via structures
US20090321932A1 (en) Coreless substrate package with symmetric external dielectric layers
US9760002B2 (en) Circuit board formation using organic substrates
EP3132469B1 (en) Pattern between pattern for low profile substrate
US9583433B2 (en) Integrated device package comprising conductive sheet configured as an inductor in an encapsulation layer
US12176214B2 (en) Selective metal removal for conductive interconnects in integrated circuitry
KR20150074872A (ko) 인터포저 기판 및 그의 제조 방법
US20200411317A1 (en) Integrated circuit package assemblies with high-aspect ratio metallization features
US20230085067A1 (en) System and method for redistribution layer (rdl) repair
US20250308993A1 (en) Unit specific variable or adaptive metal fill and system and method for the same
KR20230133169A (ko) 유도성 컴포넌트를 가진 반도체 디바이스 및 그 형성 방법
US11367682B2 (en) Vias and gaps in semiconductor interconnects
US8258009B2 (en) Circuit substrate and manufacturing method thereof and package structure and manufacturing method thereof
TW201307184A (zh) 在晶圓層級封裝中用於高密度電感與重分配的薄膜結構
CN111128922B (zh) 半导体装置、电路板结构及其制作方法
US20240234481A1 (en) Semiconductor device with inductive component and method of forming
KR20010036731A (ko) 마이크로 수동소자의 제조 방법
CN121712347A (zh) 封装基板的制备方法、封装基板及封装结构
CN121844761A (zh) 包括具有互连块的基板的封装件
JP4794507B2 (ja) 半導体装置

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

PC1203 Withdrawal of no request for examination

St.27 status event code: N-1-6-B10-B12-nap-PC1203

P22-X000 Classification modified

St.27 status event code: A-2-2-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-2-2-P10-P22-nap-X000