KR20050025064A - 리소스 관리 장치 - Google Patents

리소스 관리 장치 Download PDF

Info

Publication number
KR20050025064A
KR20050025064A KR1020040070331A KR20040070331A KR20050025064A KR 20050025064 A KR20050025064 A KR 20050025064A KR 1020040070331 A KR1020040070331 A KR 1020040070331A KR 20040070331 A KR20040070331 A KR 20040070331A KR 20050025064 A KR20050025064 A KR 20050025064A
Authority
KR
South Korea
Prior art keywords
information
bus
selection
unit
bus master
Prior art date
Application number
KR1020040070331A
Other languages
English (en)
Korean (ko)
Inventor
가와모토이사오
호리이세이지
다카이유지
기시데츠지
바바다카히데
무라카미다이스케
와타나베요시하루
후쿠야마도시히로
Original Assignee
마쓰시타 덴키 산교 가부시끼 가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 마쓰시타 덴키 산교 가부시끼 가이샤 filed Critical 마쓰시타 덴키 산교 가부시끼 가이샤
Publication of KR20050025064A publication Critical patent/KR20050025064A/ko

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1689—Synchronisation and timing concerns

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Bus Control (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
KR1020040070331A 2003-09-04 2004-09-03 리소스 관리 장치 KR20050025064A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JPJP-P-2003-00312463 2003-09-04
JP2003312463 2003-09-04

Publications (1)

Publication Number Publication Date
KR20050025064A true KR20050025064A (ko) 2005-03-11

Family

ID=34131862

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020040070331A KR20050025064A (ko) 2003-09-04 2004-09-03 리소스 관리 장치

Country Status (5)

Country Link
US (1) US20050066097A1 (fr)
EP (1) EP1513069B8 (fr)
KR (1) KR20050025064A (fr)
CN (2) CN1324498C (fr)
DE (1) DE602004017678D1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20160112305A (ko) * 2015-03-18 2016-09-28 삼성전자주식회사 공유 리소스 액세스 중재 방법 및 이를 수행하기 위한 공유 리소스 액세스 중재 장치 및 공유 리소스 액세스 중재 시스템

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006195714A (ja) * 2005-01-13 2006-07-27 Matsushita Electric Ind Co Ltd リソース管理装置
JP4900891B2 (ja) 2005-04-27 2012-03-21 キヤノン株式会社 通信装置及び通信方法
US8972639B2 (en) * 2008-11-04 2015-03-03 Autonetworks Technologies, Ltd. Communication apparatus, relay apparatus, communication system and communication method
CN102057360B (zh) * 2008-11-19 2014-01-22 Lsi股份有限公司 使用自定时的时分复用总线的互连
US9465754B2 (en) * 2013-06-28 2016-10-11 Analog Devices, Inc. Bridge circuit to arbitrate bus commands
US9760297B2 (en) 2016-02-12 2017-09-12 Pure Storage, Inc. Managing input/output (‘I/O’) queues in a data storage system

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57120146A (en) * 1981-01-16 1982-07-27 Hitachi Ltd Data transfer device
JPH0276056A (ja) * 1988-09-13 1990-03-15 Toshiba Corp 情報処理装置
US5167022A (en) * 1988-10-25 1992-11-24 Hewlett-Packard Company Multiprocessor bus locking system with a winning processor broadcasting an ownership signal causing all processors to halt their requests
CA1324679C (fr) * 1989-02-03 1993-11-23 Michael A. Gagliardo Methode et dispositif pour interfacer l'unite de commande et la memoire principale d'un systeme multiprocesseur
US5513326A (en) * 1989-06-12 1996-04-30 Quantum Corporation System for optimizing data transfer
US5377332A (en) * 1989-10-02 1994-12-27 Data General Corporation Bus arbitration algorithm and apparatus
US5280587A (en) * 1992-03-31 1994-01-18 Vlsi Technology, Inc. Computer system in which a bus controller varies data transfer rate over a bus based on a value of a subset of address bits and on a stored value
US5371870A (en) * 1992-04-24 1994-12-06 Digital Equipment Corporation Stream buffer memory having a multiple-entry address history buffer for detecting sequential reads to initiate prefetching
DE69323861T2 (de) * 1993-01-25 1999-10-07 Bull Hn Information Syst Multiprozessorsystem mit gemeinsamem Speicher
US5533205A (en) * 1994-03-30 1996-07-02 International Business Machines Corporation Method and system for efficient bus allocation in a multimedia computer system
US6393548B1 (en) * 1997-02-14 2002-05-21 Advanced Micro Devices, Inc. Variable 16 or 32 bit PCI interface which supports steering and swapping of data
TW448363B (en) * 1997-02-17 2001-08-01 Ssd Co Ltd High speed processor system with bus arbitration
US5996037A (en) * 1997-06-03 1999-11-30 Lsi Logic Corporation System and method for arbitrating multi-function access to a system bus
US6052738A (en) * 1997-06-30 2000-04-18 Sun Microsystems, Inc. Method and apparatus in a packet routing switch for controlling access at different data rates to a shared memory
US5948089A (en) * 1997-09-05 1999-09-07 Sonics, Inc. Fully-pipelined fixed-latency communications system with a real time dynamic bandwidth allocation
US6571206B1 (en) * 1998-01-15 2003-05-27 Phoenix Technologies Ltd. Apparatus and method for emulating an I/O instruction for the correct processor and for servicing software SMI's in a multi-processor environment
US6301629B1 (en) * 1998-03-03 2001-10-09 Alliance Semiconductor Corporation High speed/low speed interface with prediction cache
US6138197A (en) * 1998-09-17 2000-10-24 Sun Microsystems, Inc. Apparatus and method for limit-based arbitration scheme
US6820152B2 (en) * 2001-04-25 2004-11-16 Matsushita Electric Industrial Co., Ltd. Memory control device and LSI
KR20040019335A (ko) * 2001-07-18 2004-03-05 코닌클리즈케 필립스 일렉트로닉스 엔.브이. 다중프로세서 디바이스 및 동기화 최적화 방법 및 액세스제어 방법
EP1403773B1 (fr) * 2002-09-30 2007-06-13 Matsushita Electric Industrial Co., Ltd. Dispositif de gestion de ressources
US7065595B2 (en) * 2003-03-27 2006-06-20 International Business Machines Corporation Method and apparatus for bus access allocation

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20160112305A (ko) * 2015-03-18 2016-09-28 삼성전자주식회사 공유 리소스 액세스 중재 방법 및 이를 수행하기 위한 공유 리소스 액세스 중재 장치 및 공유 리소스 액세스 중재 시스템

Also Published As

Publication number Publication date
EP1513069B8 (fr) 2009-02-18
CN1591376A (zh) 2005-03-09
DE602004017678D1 (de) 2008-12-24
EP1513069A3 (fr) 2005-09-14
CN1324498C (zh) 2007-07-04
EP1513069B1 (fr) 2008-11-12
EP1513069A2 (fr) 2005-03-09
CN1991813A (zh) 2007-07-04
US20050066097A1 (en) 2005-03-24

Similar Documents

Publication Publication Date Title
US7472213B2 (en) Resource management device
US7054968B2 (en) Method and apparatus for multi-port memory controller
US7533206B2 (en) Resource management device
JP4457168B2 (ja) 資源要求調停装置、資源要求調停方法、及び、コンピュータプログラム
US7725633B2 (en) Arbitration device for arbitrating among a plurality of master devices, arbitration method, and video processing device including the arbitration device
US20080270744A1 (en) Buffer memory sharing apparatus
KR101244041B1 (ko) 데이터 처리 시스템, 액세스 제어 방법 및 액세스 제어장치
KR20040029254A (ko) 자원관리장치
JP5707911B2 (ja) データ転送制御装置
CN101669096A (zh) 存储器访问控制装置
EP1652092A2 (fr) Commande de lecture anticipee dans un systeme de traitement de donnees
KR20050025064A (ko) 리소스 관리 장치
CN110059035B (zh) 半导体装置和总线发生器
JP4308578B2 (ja) 集積回路装置のバスアービター
US11100019B2 (en) Semiconductor device and bus generator
JP2009251713A (ja) キャッシュメモリ制御装置
JP2004246862A (ja) リソース管理装置
JP2006251923A (ja) 先読み制御方法
JP2006215621A (ja) Ｄｍａ制御装置
JPH06195313A (ja) コンピュータシステムおよびそれに適した集積回路並びに要求選択回路
JP2005100379A (ja) リソース管理装置
JP2005509942A (ja) Ｐ及びｖセマフォ操作
JP2003006139A (ja) Ｄｍａ転送装置
JP4610961B2 (ja) アクセス制御装置
JP2007164713A (ja) リソース管理装置及びリソース管理方法

Legal Events

Date Code Title Description
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid